# MicroBlaze Processor Reference Guide

# Embedded Development Kit EDK 8.2i

UG081 (v6.0) June 1, 2006



© 2006 Xilinx, Inc. All Rights Reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.

NOTICE OF DISCLAIMER: Xilinx is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this feature, application, or standard, Xilinx makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Xilinx expressly disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any warranties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose.

## MicroBlaze Processor Reference Guide UG081 (v6.0) June 1, 2006

Date	Version	Revision
10/01/02	1.0	Xilinx EDK 3.1 release
03/11/03	2.0	Xilinx EDK 3.2 release
09/24/03	3.0	Xilinx EDK 6.1 release
02/20/04	3.1	Xilinx EDK 6.2 release
08/24/04	4.0	Xilinx EDK 6.3 release
09/21/04	4.1	Minor corrections for EDK 6.3 SP1 release
11/18/04	4.2	Minor corrections for EDK 6.3 SP2 release
01/20/05	5.0	Xilinx EDK 7.1 release
04/02/05	5.1	Minor corrections for EDK 7.1 SP1 release
05/09/05	5.2	Minor corrections for EDK 7.1 SP2 release
10/05/05	5.3	Minor corrections for EDK 8.1 release
02/21/06	5.4	Corrections for EDK 8.1 SP2 release
06/01/06	6.0	Xilinx EDK 8.2 release

The following table shows the revision history for this document.

MicroBlaze Processor Reference Guide

# Preface: About This Guide

Manual Contents
Additional Resources
Conventions
Typographical
Online Document

# Chapter 1: MicroBlaze Architecture

<b>Overview</b>
Features
Data Types and Endianness 13
Instructions
Registers       20         General Purpose Registers       21         Special Purpose Registers       21
Pipeline Architecture
Branches
Memory Architecture
Reset, Interrupts, Exceptions, and Break       33         Reset       34         Hardware Exceptions       34         Breaks       35         Interrupt       36         User Vector (Exception)       36
Instruction Cache
Overview37General Instruction Cache Functionality37Instruction Cache Operation38Instruction Cache Software Support38
Data Cache
Overview38General Data Cache Functionality39Data Cache Operation39Data Cache Software Support40
Floating Point Unit (FPU)
Overview       40         Format       41         Rounding       41         Operations       41         Exceptions       42
Fast Simplex Link (FSL)       42         Hardware Acceleration using FSL       42
Debug and Trace       43         Debug Overview       43         Trace Overview       43

# Chapter 2: MicroBlaze Signal Interface Description

Overview	
----------	--

Features
<b>MicroBlaze I/O Overview</b>
On-Chip Peripheral Bus (OPB) Interface Description 48
Local Memory Bus (LMB) Interface Description
LMB Signal Interface
LMB Transactions
Read and Write Data Steering    53
Fast Simplex Link (FSL) Interface Description    54
Master FSL Signal Interface 54
Slave FSL Signal Interface 54
FSL Transactions 55
Xilinx CacheLink (XCL) Interface Description
CacheLink Signal Interface 56
CacheLink Transactions 57
Debug Interface Description 59
Trace Interface Description    59
MicroBlaze Core Configurability

# **Chapter 3: MicroBlaze Application Binary Interface**

cope	. 65
ata Types	. 65
egister Usage Conventions	. 66
ack Convention	
Calling Convention	. 69
emory Model	. 69
Small data area	. 69
Data area	
Common un-initialized area	. 69
Literals or constants	. 69
terrupt and Exception Handling	. 70

# **Chapter 4: MicroBlaze Instruction Set Architecture**

Summary	. 71
Notation	. 71
Formats	. 72
Instructions	. 72



# Preface

# **About This Guide**

Welcome to the MicroBlaze Processor Reference Guide. This document provides information about the 32-bit soft processor MicroBlaze, which is part of the Embedded Processor Development Kit (EDK). The document is intended as a guide to the MicroBlaze hardware architecture.

## **Manual Contents**

This manual discusses the following topics specific to MicroBlaze soft processor:

- Core Architecture
- Bus Interfaces and Endianness
- Application Binary Interface
- Instruction Set Architecture

## **Additional Resources**

For additional information, go to <u>http://support.xilinx.com</u>. The following table lists some of the resources you can access from this web-site. You can also directly access these resources using the provided URLs.

Resource	Description/URL	
Tutorials	Tutorials covering Xilinx design flows, from design entry to verification and debugging	
	http://support.xilinx.com/support/techsup/tutorials/index.htm	
Answer Browser	Database of Xilinx solution records	
	http://support.xilinx.com/xlnx/xil_ans_browser.jsp	
Application Notes	Descriptions of device-specific design techniques and approaches	
	http://www.xilinx.com/xlnx/xweb/xil_publications_index.jsp?c ategory=Application+Notes	
Data Book	Pages from <i>The Programmable Logic Data Book</i> , which contains device-specific information on Xilinx device characteristics, including readback, boundary scan, configuration, length count, and debugging	
	http://support.xilinx.com/xlnx/xweb/xil_publications_index.jsp	

Resource	Description/URL	
Problem Solvers	Interactive tools that allow you to troubleshoot your design issues	
	http://support.xilinx.com/support/troubleshoot/psolvers.htm	
Tech Tips	Latest news, design tips, and patch information for the Xilinx design environment	
	http://www.support.xilinx.com/xlnx/xil_tt_home.jsp	
GNU Manuals	The entire set of GNU manuals	
	http://www.gnu.org/manual	

# **Conventions**

This document uses the following conventions. An example illustrates each convention.

## Typographical

The following typographical conventions are used in this document:

Convention	Meaning or Use	Example
Courier font	Messages, prompts, and program files that the system displays	speed grade: - 100
Courier bold	Literal commands that you enter in a syntactical statement	ngdbuild design_name
Helvetica bold	Commands that you select from a menu	$\textbf{File} \rightarrow \textbf{Open}$
	Keyboard shortcuts	Ctrl+C
	Variables in a syntax statement for which you must supply values	ngdbuild design_name
Italic font	References to other manuals	See the <i>Development System</i> <i>Reference Guide</i> for more information.
	Emphasis in text	If a wire is drawn so that it overlaps the pin of a symbol, the two nets are <i>not</i> connected.
Square brackets []	An optional entry or parameter. However, in bus specifications, such as bus[7:0], they are required.	<b>ngdbuild</b> [option_name] design_name
Braces { }	A list of items from which you must choose one or more	lowpwr ={on off}
Vertical bar	Separates items in a list of choices	lowpwr ={on off}



Convention	Meaning or Use	Example
Vertical ellipsis	Repetitive material that has been omitted	IOB #1: Name = QOUT' IOB #2: Name = CLKIN'
Horizontal ellipsis	Repetitive material that has been omitted	<b>allow block</b> block_name loc1 loc2 locn;

# **Online Document**

The following conventions are used in this document:

Convention	Meaning or Use	Example
Blue text	Cross-reference link to a location in the current file or in another file in the current	See the section "Additional Resources" for details.
	document	Refer to "Title Formats" in Chapter 1 for details.
Red text	Cross-reference link to a location in another document	See Figure 2-5 in the Virtex-II Handbook.
Blue, underlined text	Hyperlink to a web-site (URL)	Go to <u>http://www.xilinx.com</u> for the latest speed files.



# Chapter 1

# MicroBlaze Architecture

# **Overview**

The MicroBlaze embedded processor soft core is a reduced instruction set computer (RISC) optimized for implementation in Xilinx field programmable gate arrays (FPGAs). Figure 1-1 shows a functional block diagram of the MicroBlaze core.




Figure 1-1: MicroBlaze Core Block Diagram

## **Features**

The MicroBlaze soft core processor is highly configurable, allowing users to select a specific set of features required by their design.

The processor's fixed feature set includes:

- Thirty-two 32-bit general purpose registers
- 32-bit instruction word with three operands and two addressing modes
- 32-bit address bus
- Single issue pipeline

In addition to these fixed features the MicroBlaze processor is parametrized to allow selective enabling of additional functionality. Older (deprecated) versions of MicroBlaze support a subset of the optional features described in this manual. Only the latest (active) version of MicroBlaze (v5.00a) supports all options.

Xilinx recommends that all new designs use the latest **active** version of the MicroBlaze processor.

Feature	MicroBlaze Versions						
reature	v2.10a	v3.00a	v4.00a	v5.00a			
Version Status	deprecated	deprecated	deprecated	active			
Processor pipeline depth	3	3	3	5			
On-chip Peripheral Bus (OPB) data side interface	option	option	option	option			
On-chip Peripheral Bus (OPB) instruction side interface	option	option	option	option			
Local Memory Bus (LMB) data side interface	option	option	option	option			
Local Memory Bus (LMB) instruction side interface	option	option	option	option			
Hardware barrel shifter	option	option	option	option			
Hardware divider	option	option	option	option			
Hardware debug logic	option	option	option	option			
Fast Simplex Link (FSL) interfaces	0-7	0-7	0-7	0-7			
Machine status set and clear instructions	option	option	option	Yes			
Instruction cache over IOPB interface	option	option	option	No			
Data cache over IOPB interface	option	option	option	No			
Instruction cache over CacheLink (IXCL) interface	-	option	option	option			
Data cache over CacheLink (DXCL) interface	-	option	option	option			
4 or 8-word cache line on XCL	-	4	4	option			
Hardware exception support	-	option	option	option			
Pattern compare instructions	-	-	option	Yes			
Floating point unit (FPU)	-	-	option	option			
Disable hardware multiplier <sup>1</sup>	-	-	option	option			
Hardware debug readable ESR and EAR	-	-	Yes	Yes			
Processor Version Register (PVR)	-	-	-	option			

1. Used in Virtex-II and subsequent families, for saving MUL18 and DSP48 primitives



# **Data Types and Endianness**

MicroBlaze uses Big-Endian, bit-reversed format to represent data. The hardware supported data types for MicroBlaze are word, half word, and byte. The bit and byte organization for each type is shown in the following tables.

#### Table 1-2: Word Data Type

Byte address	n	n+1	n+2	n+3
Byte label	0	1	2	3
Byte significance	MSByte			LSByte
Bit label	0			31
Bit significance	MSBit			LSBit

#### Table 1-3: Half Word Data Type

Byte address	n	n+1
Byte label	0	1
Byte significance	MSByte	LSByte
Bit label	0	15
Bit significance	MSBit	LSBit

#### Table 1-4: Byte Data Type

Byte address	n	
Bit label	0	7
Bit significance	MSBit	LSBit

# Instructions

All MicroBlaze instructions are 32 bits and are defined as either Type A or Type B. Type A instructions have up to two source register operands and one destination register operand. Type B instructions have one source register and a 16-bit immediate operand (which can be extended to 32 bits by preceding the Type B instruction with an IMM instruction). Type B instructions have a single destination register operand. Instructions are provided in the following functional categories: arithmetic, logical, branch, load/store, and special. Table 1-6 lists the MicroBlaze instruction set. Refer to Chapter 4, "MicroBlaze Instruction Set Architecture", for more information on these instructions. Table 1-5 describes the instruction set nomenclature used in the semantics of each instruction.

Symbol	Description
Ra	R0 - R31, General Purpose Register, source operand a
Rb	R0 - R31, General Purpose Register, source operand b
Rd	R0 - R31, General Purpose Register, destination operand
SPR[x]	Special Purpose Register number x
MSR	Machine Status Register = SPR[1]
ESR	Exception Status Register = SPR[5]
EAR	Exception Address Register = SPR[3]
FSR	Floating Point Unit Status Register = SPR[7]
PVRx	Processor Version Register, where <i>x</i> is the register number = $SPR[8192 + x]$
BTR	Branch Target Register = SPR[11]
PC	Execute stage Program Counter = SPR[0]
<i>x</i> [ <i>y</i> ]	Bit <i>y</i> of register <i>x</i>
x[y:z]	Bit range <i>y</i> to <i>z</i> of register <i>x</i>
x	Bit inverted value of register <i>x</i>
Imm	16 bit immediate value
Imm <i>x</i>	<i>x</i> bit immediate value
FSLx	3 bit Fast Simplex Link (FSL) port designator where <i>x</i> is the port number
С	Carry flag, MSR[29]
Sa	Special Purpose Register, source operand
Sd	Special Purpose Register, destination operand
s( <i>x</i> )	Sign extend argument <i>x</i> to 32-bit value
*Addr	Memory contents at location Addr (data-size aligned)
:=	Assignment operator
=	Equality comparison
!=	Inequality comparison
>	Greater than comparison
>=	Greater than or equal comparison
<	Less than comparison
<=	Less than or equal comparison
+	Arithmetic add
*	Arithmetic multiply
/	Arithmetic divide
>> X	Bit shift right x bits

### Table 1-5: Instruction Set Nomenclature



#### Table 1-5: Instruction Set Nomenclature

Symbol	Description
<< X	Bit shift left x bits
and	Logic AND
or	Logic OR
xor	Logic exclusive OR
op1 if cond else op2	Perform <i>op1</i> if condition <i>cond</i> is true, else perform <i>op2</i>
&	Concatenate. E.g. "0000100 & Imm7" is the concatenation of the fixed field "0000100" and a 7 bit immediate value.
signed	Operation performed on signed integer data type. All arithmetic operations are performed on signed word operands, unless otherwise specified
unsigned	Operation performed on unsigned integer data type
float	Operation performed on floating point data type

Table 1-6: MicroBlaze Instruction Set Summary

Туре А	0-5	6-10	11-15	16-20	21-31	Semantics
Туре В	0-5	6-10	11-15		16-31	Semanucs
ADD Rd,Ra,Rb	000000	Rd	Ra	Rb	00000000000	Rd := Rb + Ra
RSUB Rd,Ra,Rb	000001	Rd	Ra	Rb	00000000000	$Rd := Rb + \overline{Ra} + 1$
ADDC Rd,Ra,Rb	000010	Rd	Ra	Rb	00000000000	Rd := Rb + Ra + C
RSUBC Rd,Ra,Rb	000011	Rd	Ra	Rb	00000000000	$Rd := Rb + \overline{Ra} + C$
ADDK Rd,Ra,Rb	000100	Rd	Ra	Rb	00000000000	Rd := Rb + Ra
RSUBK Rd,Ra,Rb	000101	Rd	Ra	Rb	00000000000	$Rd := Rb + \overline{Ra} + 1$
ADDKC Rd,Ra,Rb	000110	Rd	Ra	Rb	00000000000	Rd := Rb + Ra + C
RSUBKC Rd,Ra,Rb	000111	Rd	Ra	Rb	00000000000	$Rd := Rb + \overline{Ra} + C$
CMP Rd,Ra,Rb	000101	Rd	Ra	Rb	00000000001	$Rd := Rb + \overline{Ra} + 1$
						Rd[0] := 0 if (Rb >= Ra) else Rd[0] := 1
CMPU Rd,Ra,Rb	000101	Rd	Ra	Rb	0000000011	$\begin{array}{l} Rd := Rb + \overline{Ra} + 1 \mbox{ (unsigned)} \\ Rd[0] := 0 \mbox{ if } (Rb >= Ra, \mbox{ unsigned)} \mbox{ else} \\ Rd[0] := 1 \end{array}$
ADDI Rd,Ra,Imm	001000	Rd	Ra		Imm	Rd := s(Imm) + Ra
RSUBI Rd,Ra,Imm	001001	Rd	Ra		Imm	$Rd := s(Imm) + \overline{Ra} + 1$
ADDIC Rd,Ra,Imm	001010	Rd	Ra		Imm	Rd := s(Imm) + Ra + C
RSUBIC Rd,Ra,Imm	001011	Rd	Ra		Imm	$Rd := s(Imm) + \overline{Ra} + C$
ADDIK Rd,Ra,Imm	001100	Rd	Ra		Imm	Rd := s(Imm) + Ra
RSUBIK Rd,Ra,Imm	001101	Rd	Ra		Imm	$Rd := s(Imm) + \overline{Ra} + 1$

Table 1-6:         MicroBlaze Instruction Set Summary (Continued)									
Туре А	0-5	6-10	11-15	16-20	21-31	Semantics			
Туре В	0-5	6-10	11-15		16-31	Semantics			
ADDIKC Rd,Ra,Imm	001110	Rd	Ra		Imm	Rd := s(Imm) + Ra + C			
RSUBIKC Rd,Ra,Imm	001111	Rd	Ra		Imm	$Rd := s(Imm) + \overline{Ra} + C$			
MUL Rd,Ra,Rb	010000	Rd	Ra	Rb	00000000000	Rd := Ra * Rb			
BSRL Rd,Ra,Rb	010001	Rd	Ra	Rb	00000000000	Rd : = 0 & (Ra >> Rb)			
BSRA Rd,Ra,Rb	010001	Rd	Ra	Rb	01000000000	Rd := s(Ra >> Rb)			
BSLL Rd,Ra,Rb	010001	Rd	Ra	Rb	10000000000	Rd := (Ra << Rb) & 0			
MULI Rd,Ra,Imm	011000	Rd	Ra		Imm	Rd := Ra * s(Imm)			
BSRLI Rd,Ra,Imm	011001	Rd	Ra	000	00000000 & Imm5	Rd : = 0 & (Ra >> Imm5)			
BSRAI Rd,Ra,Imm	011001	Rd	Ra	000	00010000 & Imm5	Rd := s(Ra >> Imm5)			
BSLLI Rd,Ra,Imm	011001	Rd	Ra	000	00100000 & Imm5	Rd := (Ra << Imm5) & 0			
IDIV Rd,Ra,Rb	010010	Rd	Ra	Rb	00000000000	Rd := Rb/Ra			
IDIVU Rd,Ra,Rb	010010	Rd	Ra	Rb	00000000010	Rd := Rb/Ra, unsigned			
FADD Rd,Ra,Rb	010110	Rd	Ra	Rb	00000000000	Rd := Rb+Ra, float <sup>1</sup>			
FRSUB Rd,Ra,Rb	010110	Rd	Ra	Rb	00010000000	Rd := Rb-Ra, float <sup>1</sup>			
FMUL Rd,Ra,Rb	010110	Rd	Ra	Rb	00100000000	Rd := Rb*Ra, float <sup>1</sup>			
FDIV Rd,Ra,Rb	010110	Rd	Ra	Rb	00110000000	$Rd := Rb/Ra, float^1$			
FCMP.UN Rd,Ra,Rb	010110	Rd	Ra	Rb	0100000000	$\label{eq:Rd:analytic} \begin{array}{l} Rd \coloneqq 1 \mbox{ if } (Rb = NaN \mbox{ or } Ra = NaN, \mbox{ float}^1) \\ else \\ Rd \coloneqq 0 \end{array}$			
FCMP.LT Rd,Ra,Rb	010110	Rd	Ra	Rb	01000010000	$ \begin{array}{l} Rd := 1 \mbox{ if } (Rb < Ra, \mbox{ float}^1) \mbox{ else} \\ Rd := 0 \end{array} $			
FCMP.EQ Rd,Ra,Rb	010110	Rd	Ra	Rb	01000100000	$Rd := 1$ if $(Rb = Ra, float^1)$ else Rd := 0			
FCMP.LE Rd,Ra,Rb	010110	Rd	Ra	Rb	01000110000	$ \begin{array}{l} Rd := 1 \mbox{ if } (Rb <= Ra, \mbox{ float}^1) \mbox{ else} \\ Rd := 0 \end{array} $			
FCMP.GT Rd,Ra,Rb	010110	Rd	Ra	Rb	01001000000	$Rd := 1$ if $(Rb > Ra, float^1)$ else Rd := 0			
FCMP.NE Rd,Ra,Rb	010110	Rd	Ra	Rb	01001010000	Rd := 1 if (Rb != Ra, float <sup>1</sup> ) else Rd := 0			
FCMP.GE Rd,Ra,Rb	010110	Rd	Ra	Rb	01001100000	$Rd := 1$ if $(Rb \ge Ra, float^1)$ else Rd := 0			
GET Rd,FSLx	011011	Rd	00000	0000	000000000 & FSLx	Rd := FSLx (blocking data read) MSR[FSL] := 1 if (FSLx_S_Control = 1)			

Table 1-6: MicroBlaze Instruction Set Summary (Continued)



Table 1-6: MicroBlaze Instruction Set Summary (Continued)

Туре А	0-5	6-10	11-15	16-20	21-31	Sementiae
Туре В	0-5	6-10	11-15		16-31	Semantics
PUT Ra,FSLx	011011	00000	Ra	1000	000000000 & FSLx	FSLx := Ra (blocking data write)
NGET Rd,FSLx	011011	Rd	00000	0100	000000000 & FSLx	Rd := FSLx (non-blocking data read) MSR[FSL] := 1 if (FSLx_S_Control = 1) MSR[C] := not FSLx_S_Exists
NPUT Ra,FSLx	011011	00000	Ra	1100	000000000 & FSLx	FSLx := Ra (non-blocking data write) MSR[C] := FSLx_M_Full
CGET Rd,FSLx	011011	Rd	00000	0010	000000000 & FSLx	Rd := FSLx (blocking control read) MSR[FSL] := 1 if (FSLx_S_Control = 0)
CPUT Ra,FSLx	011011	00000	Ra	1010	000000000 & FSLx	FSLx := Ra (blocking control write)
NCGET Rd,FSLx	011011	Rd	00000	0110	000000000 & FSLx	Rd := FSLx (non-blocking control read) MSR[FSL] := 1 if (FSLx_S_Control = 0) MSR[C] := not FSLx_S_Exists
NCPUT Ra,FSLx	011011	00000	Ra	1110	000000000 & FSLx	FSLx := Ra (non-blocking control write) MSR[C] := FSLx_M_Full
OR Rd,Ra,Rb	100000	Rd	Ra	Rb	00000000000	Rd := Ra or Rb
AND Rd,Ra,Rb	100001	Rd	Ra	Rb	00000000000	Rd := Ra and Rb
XOR Rd,Ra,Rb	100010	Rd	Ra	Rb	00000000000	Rd := Ra xor Rb
ANDN Rd,Ra,Rb	100011	Rd	Ra	Rb	00000000000	$Rd := Ra and \overline{Rb}$
PCMPBF Rd,Ra,Rb	100000	Rd	Ra	Rb	1000000000	Rd := 1 if (Rb[0:7] = Ra[0:7]) else Rd := 2 if (Rb[8:15] = Ra[8:15]) else Rd := 3 if (Rb[16:23] = Ra[16:23]) else Rd := 4 if (Rb[24:31] = Ra[24:31]) else Rd := 0
PCMPEQ Rd,Ra,Rb	100010	Rd	Ra	Rb	10000000000	Rd := 1 if (Rd = Ra) else Rd := 0
PCMPNE Rd,Ra,Rb	100011	Rd	Ra	Rb	10000000000	Rd := 1 if (Rd != Ra) else Rd := 0
SRA Rd,Ra	100100	Rd	Ra	00000	00000000000000001	Rd := s(Ra >> 1) C := Ra[31]
SRC Rd,Ra	100100	Rd	Ra	00000	00000100001	Rd := C & (Ra >> 1) C := Ra[31]
SRL Rd,Ra	100100	Rd	Ra	000000001000001		Rd := 0 & (Ra >> 1) C := Ra[31]
SEXT8 Rd,Ra	100100	Rd	Ra	00000	000001100000	Rd := s(Ra[24:31])
SEXT16 Rd,Ra	100100	Rd	Ra	00000	000001100001	Rd := s(Ra[16:31])
WIC Ra,Rb	100100	00000	Ra	Rb	01101000	ICache_Tag := Ra
WDC Ra,Rb	100100	00000	Ra	Rb	01100100	DCache_Tag := Ra

## Table 1-6: MicroBlaze Instruction Set Summary (Continued)

Туре А	0-5	6-10	11-15	16-20	21-31	Semantics
Туре В	0-5	6-10	11-15		16-31	Semantics
MTS Sd,Ra	100101	00000	Ra	11 & Sd		SPR[Sd] := Ra, where:
						• SPR[0x0001] is MSR
						• SPR[0x0007] is FSR
MFS Rd,Sa	100101	Rd	00000		10 & Sa	Rd := SPR[Sa], where:
						• SPR[0x0000] is PC
						• SPR[0x0001] is MSR
						• SPR[0x0003] is EAR
						<ul><li>SPR[0x0005] is ESR</li><li>SPR[0x0007] is FSR</li></ul>
						<ul> <li>SPR[0x0007] is PSR</li> <li>SPR[0x000B] is BTR</li> </ul>
						<ul> <li>SPR[0x2000:0x200B] is PVR[0] to</li> </ul>
						PVR[11]
MSRCLR Rd,Imm	100101	Rd	00001	00	& Imm14	Rd := MSR
						MSR := MSR and $\overline{\text{Imm14}}$
MSRSET Rd,Imm	100101	Rd	00000	00 & Imm14		Rd := MSR MSR := MSR or Imm14
BR Rb	100110	00000	00000	Rb	00000000000	PC := PC + Rb
BRD Rb	100110	00000	10000	Rb	00000000000	PC := PC + Rb
BRLD Rd,Rb	100110	Rd	10100	Rb	00000000000	PC := PC + Rb Rd := PC
BRA Rb	100110	00000	01000	Rb	00000000000	PC := Rb
BRAD Rb	100110	00000	11000	Rb	00000000000	PC := Rb
BRALD Rd,Rb	100110	Rd	11100	Rb	00000000000	PC := Rb Rd := PC
BRK Rd,Rb	100110	Rd	01100	Rb	000000000000	PC := Rb
						Rd := PC
			_			MSR[BIP] := 1
BEQ Ra,Rb	100111	00000	Ra	Rb	00000000000	PC := PC + Rb  if  Ra = 0
BNE Ra,Rb	100111	00001	Ra	Rb	00000000000	PC := PC + Rb if Ra != 0
BLT Ra,Rb	100111	00010	Ra	Rb	00000000000	PC := PC + Rb  if  Ra < 0
BLE Ra,Rb	100111	00011	Ra	Rb	00000000000	PC := PC + Rb if Ra <= 0
BGT Ra,Rb	100111	00100	Ra	Rb	00000000000	PC := PC + Rb  if  Ra > 0
BGE Ra,Rb	100111	00101	Ra	Rb	00000000000	$PC := PC + Rb$ if $Ra \ge 0$
BEQD Ra,Rb	100111	10000	Ra	Rb	00000000000	PC := PC + Rb if $Ra = 0$
BNED Ra,Rb	100111	10001	Ra	Rb	00000000000	PC := PC + Rb if Ra != 0
BLTD Ra,Rb	100111	10010	Ra	Rb	0000000000	PC := PC + Rb if Ra < 0
BLED Ra,Rb	100111	10011	Ra	Rb	00000000000	PC := PC + Rb if Ra <= 0



Table 1-6: MicroBlaze	0-5	6-10	11-15	<i>,</i>	21-31	
Туре А	0-5	6-10	11-15	10-20	16-31	Semantics
BGTD Ra,Rb	100111	10100	Ra	Rb	000000000000	PC := PC + Rb if Ra > 0
				Rb	000000000000000000000000000000000000000	$PC := PC + Rb$ if $Ra \ge 0$ $PC := PC + Rb$ if $Ra \ge 0$
BGED Ra,Rb	100111	10101	Ra	RD		
ORI Rd,Ra,Imm	101000	Rd	Ra		Imm	Rd := Ra  or  s(Imm)
ANDI Rd,Ra,Imm	101001	Rd	Ra		Imm	Rd := Ra and s(Imm)
XORI Rd,Ra,Imm	101010	Rd	Ra		Imm	Rd := Ra xor s(Imm)
ANDNI Rd,Ra,Imm	101011	Rd	Ra		Imm	$Rd := Ra and \overline{s(Imm)}$
IMM Imm	101100	00000	00000		Imm	Imm[0:15] := Imm
RTSD Ra,Imm	101101	10000	Ra		Imm	PC := Ra + s(Imm)
RTID Ra,Imm	101101	10001	Ra		Imm	PC := Ra + s(Imm) MSR[IE] := 1
RTBD Ra,Imm	101101	10010	Ra		Imm	PC := Ra + s(Imm) MSR[BIP] := 0
RTED Ra,Imm	101101	10100	Ra		Imm	PC := Ra + s(Imm) MSR[EE] := 1 MSR[EIP] := 0 ESR := 0
BRI Imm	101110	00000	00000		Imm	PC := PC + s(Imm)
BRID Imm	101110	00000	10000		Imm	PC := PC + s(Imm)
BRLID Rd,Imm	101110	Rd	10100		Imm	PC := PC + s(Imm) Rd := PC
BRAI Imm	101110	00000	01000		Imm	PC := s(Imm)
BRAID Imm	101110	00000	11000		Imm	PC := s(Imm)
BRALID Rd,Imm	101110	Rd	11100		Imm	PC := s(Imm) Rd := PC
BRKI Rd,Imm	101110	Rd	01100		Imm	PC := s(Imm) Rd := PC MSR[BIP] := 1
BEQI Ra,Imm	101111	00000	Ra		Imm	PC := PC + s(Imm) if $Ra = 0$
BNEI Ra,Imm	101111	00001	Ra		Imm	PC := PC + s(Imm) if Ra != 0
BLTI Ra,Imm	101111	00010	Ra		Imm	PC := PC + s(Imm) if Ra < 0
BLEI Ra,Imm	101111	00011	Ra		Imm	PC := PC + s(Imm) if Ra <= 0
BGTI Ra,Imm	101111	00100	Ra		Imm	PC := PC + s(Imm) if Ra > 0
BGEI Ra,Imm	101111	00101	Ra		Imm	PC := PC + s(Imm) if Ra >= 0
BEQID Ra,Imm	101111	10000	Ra		Imm	PC := PC + s(Imm) if $Ra = 0$
BNEID Ra,Imm	101111	10001	Ra		Imm	PC := PC + s(Imm) if Ra != 0
BLTID Ra,Imm	101111	10010	Ra		Imm	PC := PC + s(Imm) if Ra < 0

Table 1-6: MicroBlaze Instruction Set Summary (Continued)

Туре А	0-5	6-10	11-15	16-20	21-31	Comonita -
Туре В	0-5	6-10	11-15		16-31	Semantics
BLEID Ra,Imm	101111	10011	Ra		Imm	PC := PC + s(Imm) if Ra <= 0
BGTID Ra,Imm	101111	10100	Ra		Imm	PC := PC + s(Imm) if Ra > 0
BGEID Ra,Imm	101111	10101	Ra		Imm	PC := PC + s(Imm) if Ra >= 0
LBU Rd,Ra,Rb	110000	Rd	Ra	Rb	00000000000	Addr := Ra + Rb Rd[0:23] := 0 Rd[24:31] := *Addr[0:7]
LHU Rd,Ra,Rb	110001	Rd	Ra	Rb	00000000000	Addr := Ra + Rb Rd[0:15] := 0 Rd[16:31] := *Addr[0:15]
LW Rd,Ra,Rb	110010	Rd	Ra	Rb	00000000000	Addr := Ra + Rb Rd := *Addr
SB Rd,Ra,Rb	110100	Rd	Ra	Rb	00000000000	Addr := Ra + Rb *Addr[0:8] := Rd[24:31]
SH Rd,Ra,Rb	110101	Rd	Ra	Rb	00000000000	Addr := Ra + Rb *Addr[0:16] := Rd[16:31]
SW Rd,Ra,Rb	110110	Rd	Ra	Rb	00000000000	Addr := Ra + Rb *Addr := Rd
LBUI Rd,Ra,Imm	111000	Rd	Ra		Imm	Addr := Ra + s(Imm) Rd[0:23] := 0 Rd[24:31] := *Addr[0:7]
LHUI Rd,Ra,Imm	111001	Rd	Ra		Imm	Addr := Ra + s(Imm) Rd[0:15] := 0 Rd[16:31] := *Addr[0:15]
LWI Rd,Ra,Imm	111010	Rd	Ra		Imm	Addr := Ra + s(Imm) Rd := *Addr
SBI Rd,Ra,Imm	111100	Rd	Ra		Imm	Addr := Ra + s(Imm) *Addr[0:7] := Rd[24:31]
SHI Rd,Ra,Imm	111101	Rd	Ra		Imm	Addr := Ra + s(Imm) *Addr[0:15] := Rd[16:31]
SWI Rd,Ra,Imm	111110	Rd	Ra		Imm	Addr := Ra + s(Imm) *Addr := Rd

Table 1-6: MicroBlaze Instruction Set Summary (Continued)

1. Due to the many different corner cases involved in floating point arithmetic, only the normal behavior is described. A full description of the behavior can be found in: Chapter 4, "MicroBlaze Instruction Set Architecture,"

# Registers

MicroBlaze has an orthogonal instruction set architecture. It has thirty-two 32-bit general purpose registers and up to seven 32-bit special purpose registers, depending on configured options.



31

## **General Purpose Registers**

The thirty-two 32-bit General Purpose Registers are numbered R0 through R31. The register file is reset on bit stream download (reset value is 0x00000000).

Note: The register file is **not** reset by the external reset inputs: reset and debug\_rst.

0

↑ R0-R31

Figure 1-2: R0-R31

Bits	Name	Description	Reset Value
0:31	R0	R0 is defined to always have the value of zero. Anything written to R0 is discarded.	0x00000000
0:31	R1 through R13	R1 through R13 are 32-bit general purpose registers	-
0:31	R14	32-bit used to store return addresses for interrupts	-
0:31	R15	32-bit general purpose register	-
0:31	R16	32-bit used to store return addresses for breaks	-
0:31	R17	If MicroBlaze is configured to support hardware exceptions, this register is loaded with HW exception return address (see also "Branch Target Register (BTR)"); if not it is a general purpose register	-
0:31	R18 through R31	R18 through R31 are 32-bit general purpose registers.	-

#### Table 1-7: General Purpose Registers (R0-R31)

Please refer to Table 3-2 for software conventions on general purpose register usage.

## **Special Purpose Registers**

## Program Counter (PC)

The Program Counter is the 32-bit address of the execution instruction. It can be read with an MFS instruction, but it can not be written to using an MTS instruction. When used with the MFS instruction the PC register is specified by setting Sa = 0x0000.

31

0

↑ PC

Figure 1-3: PC

Table 1-8:	<b>Program Counter</b>	(PC)
10010 1 0.	r rogram oountor	(• <del>•</del> /

Bits	Name	Description	Reset Value
0:31	PC	Program Counter	0x00000000
		Address of executing instruction, i.e. "mfs r2 0" will store the address of the mfs instruction itself in R2	

## Machine Status Register (MSR)

The Machine Status Register contains control and status bits for the processor. It can be read with an MFS instruction. When reading the MSR, bit 29 is replicated in bit 0 as the carry copy. MSR can be written using either an MTS instruction or the dedicated MSRSET and MSRCLR instructions.

When writing to the MSR, some of the bits will takes effect immediately (e.g Carry) and the remaining bits take effect one clock cycle later. Any value written to bit 0 is discarded. When used with an MTS or MFS instruction the MSR is specified by setting Sx = 0x0001.

0		21	22	23	24	25	26	27	28	29	30	31
$\uparrow$	$\uparrow$	Î	Î	Ť	Ť	Î	Î	Ť	Î	Î	Ť	Ť
CC	RESERVED	PVR	EIP	EE	DCE	DZ	ICE	FSL.	BIP	С	IE	BE

Figure 1-4: MSR

Table 1-9:	Machine Status	<b>Register</b> (	(MSR)
------------	----------------	-------------------	-------

Bits	Name	Description	Reset Value
0	CC	Arithmetic Carry Copy	0
		Copy of the Arithmetic Carry (bit 29). CC is always the same as bit C.	
1:20	Reserved		
21	PVR	Processor Version Register exists0 No Processor Version Register1 Processor Version Register existsRead only	Based on option C_PVR



Bits	Name	Description	Reset Value
22	EIP	Exception In Progress	0
		0 No hardware exception in progress 1 Hardware exception in progress	
		Read/Write	
23	EE	Exception Enable	0
		0 Hardware exceptions disabled 1 Hardware exceptions enabled	
		Read/Write	
24	DCE	Data Cache Enable	0
		0 Data Cache is Disabled 1 Data Cache is Enabled	
		Read/Write	
25	DZ	Division by Zero <sup>1</sup>	0
		0 No division by zero has occurred 1 Division by zero has occurred	
		Read/Write	
26	ICE	Instruction Cache Enable	0
		0 Instruction Cache is Disabled 1 Instruction Cache is Enabled	
		Read/Write	
27	FSL	FSL Error	0
		0 FSL get/put had no error 1 FSL get/put had mismatch in control type	
		Read/Write	
28	BIP	Break in Progress	0
		0 No Break in Progress 1 Break in Progress	
		Source of break can be software break instruction or hardware break from Ext_Brk or Ext_NM_Brk pin.	
		Read/Write	

Table 1-9: Machine Status Register (MSR) (Continued)

Bits	Name	Description	Reset Value
29	С	Arithmetic Carry	0
		0 No Carry (Borrow) 1 Carry (No Borrow) Read/Write	
30	IE	Interrupt Enable	0
		0 Interrupts disabled 1 Interrupts enabled Read/Write	
31	BE	Buslock Enable <sup>2</sup>	0
		0 Buslock disabled on data-side OPB 1 Buslock enabled on data-side OPB	
		Buslock Enable does not affect operation of IXCL, DXCL, ILMB, DLMB, or IOPB.	
		Read/Write	

Table 1-9: Machine Status Register (MSR) (Continued)

1. This bit is only used for integer divide-by-zero signaling. There is a floating point equivalent in the FSR. The DZ-bit will flag divide by zero conditions regardless if the processor is configured with exception handling or not.

2. For a details on the OPB protocol, please refer to the IBM CoreConnect specification: 64-Bit On-Chip Peripheral Bus, Architectural Specifications, Version 2.0.

### Exception Address Register (EAR)

The Exception Address Register stores the full load/store address that caused the exception. For an unaligned access exception that means the unaligned access address, and for an DOPB exception, the failing OPB data access address. The contents of this register is undefined for all other exceptions. When read with the MFS instruction the EAR is specified by setting Sa = 0x0003.

0

 $\uparrow$ 

EAR

Figure 1-5: EAR

Table 1-10: Exception Address Register (EAR)

Bits	Name	Description	Reset Value
0:31	EAR	Exception Address Register	0x00000000

31



## Exception Status Register (ESR)

The Exception Status Register contains status bits for the processor. When read with the MFS instruction the ESR is specified by setting Sa = 0x0005.



Figure 1-6: ESR

Bits	Name	Description	Reset Value
0:18	Reserved		
19	DS	Exception in delay slot.0 not caused by delay slot instruction1 caused by delay slot instructionRead-only	0
20:26	ESS	<b>Exception Specific Status</b> For details refer to Table 1-12. Read-only	See Table 1-12
27:31	EC	Exception Cause00001 = Unaligned data access exception00010 = Illegal op-code exception00011 = Instruction bus error exception00100 = Data bus error exception00101 = Divide by zero exception00110 = Floating point unit exceptionRead-only	0

Table 1-11:	Exception Status Register (ESR)
-------------	---------------------------------

Exception Cause	Bits	Name	Description	Reset Value
Unaligned Data Access	20	W	Word Access Exception 0 unaligned halfword access 1 unaligned word access	0
	21	S	Store Access Exception 0 unaligned load access 1 unaligned store access	0
	22:26	Rx	<b>Source/Destination Register</b> General purpose register used as source (Store) or destination (Load) in unaligned access	0
Illegal Instruction	20:26	Reserved		0
Instruction bus error	20:26	Reserved		0
Data bus error	20:26	Reserved		0
Divide by zero	20:26	Reserved		0
Floating point unit	20:26	Reserved		0

Table 1-12: Exception Specific Status (ESS)

## Branch Target Register (BTR)

The Branch Target Register only exists if the MicroBlaze processor is configured to use exceptions. The register stores the branch target address for all delay slot branch instructions executed while MSR[EIP] = 0. If an exception is caused by an instruction in a delay slot (i.e. ESR[DS]=1) then the exception handler should return execution to the address stored in BTR instead of the normal exception return address stored in r17. When read with the MFS instruction the BTR is specified by setting Sa = 0x000B.

0

↑ BTR

Figure 1-7: BTR

31



Bits	Name	Description	Reset Value
0:31	BTR	Branch target address used by handler when returning from an exception caused by an instruction in a delay slot Read-only	0x00000000

Table 1-13: Branch Target Register (BTR)

### Floating Point Status Register (FSR)

The Floating Point Status Register contains status bits for the floating point unit. It can be read with an MFS, and written with an MTS instruction. When read or written, the register is specified by setting Sa = 0x0007.

	27	28	29	30	31
$\uparrow$	Ť	Ť	Ť	Ť	$\uparrow$
RESERVED	ΙΟ	DZ	OF	UF	DO

Figure 1-8: FSR

Bits	Name	Description	Reset Value
0:26	Reserved		undefined
27	ΙΟ	Invalid operation	0
28	DZ	Divide-by-zero	0
29	OF	Overflow	0
30	UF	Underflow	0
31	DO	Denormalized operand error	0

Table 1-14: Floating Point Status Register (FSR)

Processor Version Register (PVR)

The Processor Version Register is controlled by the C\_PVR configuration option on MicroBlaze. When C\_PVR is set to 0 the processor does not implement any PVR and MSR[PVR]=0. If C\_PVR is set to 1 then MicroBlaze implements only the first register: PVR0, and if set to 2 all 12 PVR registers (PVR0 to PVR11) are implemented.

When read with the MFS instruction the PVR is specified by setting Sa = 0x200x, with x being the register number between 0x0 and 0xB.

Bits	Name	Description	Value
0	CFG	PVR implementation: 0=basic, 1=full	Based on C_PVR
1	BS	Use barrel shifter	C_USE_BARREL
2	DIV	Use divider	C_USE_DIV
3	MUL	Use hardware multiplier	C_USE_HW_MUL
4	FPU	Use FPU	C_USE_FPU
5	EXC	Use any type of exceptions	Based on C_*_EXCEPTION
6	ICU	Use instruction cache	C_USE_ICACHE
7	DCU	Use data cache	C_USE_DCACHE
8:15	Reserved		0
16:23	MBV	MicroBlaze release version code	Release Specific
		0x1 = v5.00.a	
24:31	USR1	User configured value 1	C_PVR_USER1

Table 1-15: Processor Version Register 0 (PVR0)

Table 1-16: Processor Version Register 1 (PVR1)

Bits	Name	Description	Value
0:31	USR2	User configured value 2	C_PVR_USER2

Table 1-17: Processor Version Register 2 (PVR2)

Bits	Name	Description	Value
0	DOPB	Data side OPB in use	C_D_OPB
1	DLMB	Data side LMB in use	C_D_LMB
2	IOPB	Instruction side OPB in use	C_I_OPB
3	IOPB	Instruction side OPB in use	C_I_LMB
4	IRQEDGE	Interrupt is edge triggered	C_INTERRUPT_IS_EDGE
5	IRQPOS	Interrupt edge is positive	C_EDGE_IS_POSITIVE
6:16	Reserved		
17	BS	Use barrel shifter	C_USE_BARREL
18	DIV	Use divider	C_USE_DIV
19	MUL	Use hardware multiplier	C_USE_HW_MUL
20	FPU	Use FPU	C_USE_FPU
21:24	Reserved		

Table 1-17:	Processor Version Register 2 (PVR2) (Continued)
-------------	-------------------------------------------------

Bits	Name	Description	Value
25	OP0EXEC	Generate exception for 0x0 illegal opcode	C_OPCODE_0x0_ILLEGAL
26	UNEXEC	Generate exception for unaligned data access	C_UNALIGNED_EXCEPTION
27	OPEXEC	Generate exception for any illegal opcode	C_ILL_OPCODE_EXCEPTION
28	IOPBEXEC	Generate exception for IOPB error	C_IOPB_BUS_EXCEPTION
29	DOPBEXEC	Generate exception for DOPB error	C_DOPB_BUS_EXCEPTION
30	DIVEXEC	Generate exception for division by zero	C_DIV_ZERO_EXCEPTION
31	FPUEXEC	Generate exceptions from FPU	C_FPU_EXCEPTION

Table 1-18: Processor Version Register 3 (PVR3)

Bits	Name	Description	Value
0	DEBUG	Use debug logic	C_DEBUG_ENABLED
1:2	Reserved		
3:6	PCBRK	Number of PC breakpoints	C_NUMBER_OF_PC_BRK
7:9	Reserved		
10:12	RDADDR	Number of read address breakpoints	C_NUMBER_OF_RD_ADDR_B RK
13:15	Reserved		
16:18	WRADDR	Number of write address breakpoints	C_NUMBER_OF_WR_ADDR_B RK
19:21	Reserved		
22:24	FSL	Number of FSLs	C_FSL_LINKS
25:31	Reserved		

Table 1-19: Processor Version Register 4 (PVR4)

Bits	Name	Description	Value
0	ICU	Use instruction cache	C_USE_ICACHE
1:5	ICTS	Instruction cache tag size	C_ADDR_TAG_BITS
6	Reserved		1
7	ICW	Allow instruction cache write	C_ALLOW_ICACHE_WR

Bits	Name	Description	Value			
8:10	ICLL	Instruction cache line length 2^n	C_ICACHE_LINE_LEN			
11:15	ICBS	Instruction cache byte size 2^n	C_CACHE_BYTE_SIZE			
16:31	Reserved		0			

Table 1-19: Processor Version Register 4 (PVR4) (Continued)

Table 1-20: Processor Version Register 5 (PVR5)

Bits	Name	Description	Value
0	DCU	Use data cache	C_USE_DCACHE
1:5	DCTS	Data cache tag size	C_DCACHE_ADDR_TAG
6	Reserved		1
7	DCW	Allow data cache write	C_ALLOW_DCACHE_WR
8:10	DCLL	Data cache line length 2^n	C_DCACHE_LINE_LEN
11:15	DCBS	Data cache byte size 2^n	C_DCACHE_BYTE_SIZE
16:31	Reserved		0

Table 1-21: Processor Version Register 6 (PVR6)

Bits	Name	Description	Value			
0:31	ICBA	Instruction Cache Base Address	C_ICACHE_BASEADDR			

Table 1-22: Processor Version Register 7 (PVR7)

Bits	Name	Description	Value		
0:31	ICHA	Instruction Cache High Address	C_ICACHE_HIGHADDR		

Table 1-23: Processor Version Register 8 (PVR8)

Bits	Name	Description	Value			
0:31	DCBA	Data Cache Base Address	C_DCACHE_BASEADDR			

Table 1-24: Processor Version Register 9 (PVR9)

Bits	Name	Description	Value
0:31	DCHA	Data Cache High Address	C_DCACHE_HIGHADDR

Bits	Name	Description	Value
0:7	ARCH	Target architecture:	Defined by option C_TARGET
		0x4 = Virtex2	
		0x5 = Virtex2Pro	
		0x6 = Spartan3	
		0x7 = Virtex4	
		0x8 = Virtex5	
		0x9 = Spartan3E	
8:31	Reserved		0

Bits	Name	Description	Value		
0:20	DO	Reset value for MSR	0		
21:31	RSTMSR	Reset value for MSR	C_RESET_MSR		

# **Pipeline Architecture**

MicroBlaze instruction execution is pipelined. The pipeline is divided into five stages: Fetch (IF), Decode (OF), Execute (EX), Access Memory (MEM), and Writeback (WB).

For most instructions, each stage takes one clock cycle to complete. Consequently, it takes five clock cycles for a specific instruction to complete, and one instruction is completed on every cycle. A few instructions require multiple clock cycles in the execute stage to complete. This is achieved by stalling the pipeline.

	cycle 1	cycle 2	cycle 3	cycle 4	cycle 5	cycle 6	cycle 7	cycle 8	cycle 9
instruction 1	IF	OF	EX	MEM	WB				
instruction 2		IF	OF	EX	MEM	MEM	MEM	WB	
instruction 3			IF	OF	EX	Stall	Stall	MEM	WB

When executing from slower memory, instruction fetches may take multiple cycles. This additional latency will directly affect the efficiency of the pipeline. MicroBlaze implements an instruction prefetch buffer that reduces the impact of such multi-cycle instruction memory latency. While the pipeline is stalled by a multi-cycle instruction in the execution stage the prefetch buffer continues to load sequential instructions. Once the pipeline resumes execution the fetch stage can load new instructions directly from the prefetch buffer rather than having to wait for the instruction memory access to complete.

## **Branches**

Normally the instructions in the fetch and decode stages (as well as prefetch buffer) are flushed when executing a taken branch. The fetch pipeline stage is then reloaded with a new instruction from the calculated branch address. A taken branch in MicroBlaze takes three clock cycles to execute, two of which are required for refilling the pipeline. To reduce this latency overhead, MicroBlaze supports branches with delay slots.

### **Delay Slots**

When executing a taken branch with delay slot, only the fetch pipeline stage in MicroBlaze is flushed. The instruction in the decode stage (branch delay slot) is allowed to complete. This technique effectively reduces the branch penalty from two clock cycles to one. Branch instructions with delay slots have a D appended to the instruction mnemonic. For example, the BNE instruction will not execute the subsequent instruction (does not have a delay slot), whereas BNED will execute the next instruction before control is transferred to the branch location.

A delay slot must not contain the following instructions: IMM, branch, or break. Interrupts and external hardware breaks are deferred until after the delay slot branch has been completed.

Instructions that could cause recoverable exceptions (e.g. unaligned word or halfword load and store) are allowed in the delay slot. If an exception is caused in a delay slot the ESR[DS] bit will be set, and the exception handler is responsible for returning the execution to the branch target (stored in the special purpose register BTR) rather than the sequential return address stored in R17.

# **Memory Architecture**

MicroBlaze is implemented with a Harvard memory architecture, i.e. instruction and data accesses are done in separate address spaces. Each address space has a 32 bit range (i.e. handles up to 4 GByte of instructions and data memory respectively). The instruction and data memory ranges can be made to overlap by mapping them both to the same physical memory. The latter is useful e.g. for software debugging.

Both instruction and data interfaces of MicroBlaze are 32 bit wide and use big endian, bitreversed format. MicroBlaze supports word, halfword, and byte accesses to data memory.

Data accesses must be aligned (i.e. word accesses must be on word boundaries, halfword on halfword bounders), unless the processor is configured to support unaligned exceptions. All instruction accesses must be word aligned.

MicroBlaze does not separate between data accesses to I/O and memory (i.e. it uses memory mapped I/O). The processor has up to three interfaces for memory accesses: Local Memory Bus (LMB), On-Chip Peripheral Bus (OPB), and Xilinx CacheLink (XCL). The LMB memory address range must not overlap with OPB or XCL ranges.

MicroBlaze has a single cycle latency for accesses to local memory (LMB) and for cache read hits. A data cache write normally has two cycles of latency (more if the posted-write buffer in the memory controller is full).

For details on the different memory interfaces please refer to Chapter 2, "MicroBlaze Signal Interface Description".



# **Reset, Interrupts, Exceptions, and Break**

MicroBlaze supports reset, interrupt, user exception, break, and hardware exceptions. The following section describes the execution flow associated with each of these events.

The relative priority starting with the highest is:

- 1. Reset
- 2. Hardware Exception
- 3. Non-maskable Break
- 4. Break
- 5. Interrupt
- 6. User Vector (Exception)

Table 1-27 defines the memory address locations of the associated vectors and the hardware enforced register file locations for return address. Each vector allocates two addresses to allow full address range branching (requires an IMM followed by a BRAI instruction). The address range 0x28 to 0x4F is reserved for future software support by Xilinx. Allocating these addresses for user applications is likely to conflict with future releases of EDK support software.

Event	Vector Address	Register File Return Address	
Reset	0x00000000 - 0x00000004	-	
User Vector (Exception)	0x0000008 - 0x0000000C	-	
Interrupt	0x00000010 - 0x00000014	R14	
Break: Non-maskable hardware	0x00000018 -		
Break: Hardware	0x0000001C	R16	
Break: Software			
Hardware Exception	0x00000020 - 0x00000024	R17 or BTR	
Reserved by Xilinx for future use	0x00000028 - 0x0000004F	-	

Table 1-27: Vectors and Return Address Register File Location

## Reset

When a Reset or Debug\_Rst<sup>(1)</sup> occurs, MicroBlaze will flush the pipeline and start fetching instructions from the reset vector (address 0x0). Both external reset signals are active high, and should be asserted for a minimum of 16 cycles.

## Equivalent Pseudocode

```
\label{eq:pc} \begin{array}{l} \mathsf{PC} \leftarrow 0 \texttt{x} \texttt{000000000}\\ \texttt{MSR} \leftarrow \texttt{C}_\texttt{RESET}\texttt{MSR} \text{ (see "MicroBlaze Core Configurability" in Chapter 2)}\\ \texttt{EAR} \leftarrow \texttt{0}\\ \texttt{ESR} \leftarrow \texttt{0}\\ \texttt{FSR} \leftarrow \texttt{0}\\ \end{array}
```

## Hardware Exceptions

MicroBlaze can be configured to trap the following internal error conditions: illegal instruction, instruction and data bus error, and unaligned access. The divide by zero exception can only be enabled if the processor is configured with a hardware divider (C\_USE\_DIV=1). When configured with a hardware floating point unit (C\_USE\_FPU=1), it can also trap the following floating point specific exceptions: underflow, overflow, float division-by-zero, invalid operation, and denormalized operand error.

A hardware exception will cause MicroBlaze to flush the pipeline and branch to the hardware exception vector (address 0x20). The exception will also load the decode stage program counter value into the general purpose register R17. The execution stage instruction in the exception cycle is not executed. If the exception is caused by an instruction in a branch delay slot, then the ESR[DS] bit will be set. In this case the exception handler should resume execution from the branch target address, stored in BTR.

The EE and EIP bits in MSR are automatically reverted when executing the RTED instruction.

### **Exception Causes**

• Instruction Bus Exception

The instruction On-chip Peripheral Bus exception is caused by an active error signal from the slave (IOPB\_errAck) or timeout signal from the arbiter (IOPB\_timeout). The instructions side local memory (ILMB) and CacheLink (IXCL) interfaces can not cause instruction bus exceptions.

• Illegal Opcode Exception

The illegal opcode exception is caused by an instruction with an invalid major opcode (bits 0 through 5 of instruction). Bits 6 through 31 of the instruction are not checked. Optional processor instructions are detected as illegal if not enabled.

• Data Bus Exception

The data On-chip Peripheral Bus exception is caused by an active error signal from the slave (DOPB\_errAck) or timeout signal from the arbiter (DOPB\_timeout). The data side local memory (DLMB) and CacheLink (DXCL) interfaces can not cause data bus exceptions.

<sup>1.</sup> Reset input controlled by the XMD debugger via MDM



• Unaligned Exception

The unaligned exception is caused by a word access where the address to the data bus has bits 30 or 31 set, or a half-word access with bit 31 set.

• Divide by Zero Exception

The divide-by-zero exception is causes by an integer division (idiv or idivu) where the divisor is zero.

• FPU Exception

An FPU exception is caused by an underflow, overflow, divide-by-zero, illegal operation, or denormalized operand occurring with a floating point instruction.

- Underflow occurs when the result is denormalized.
- Overflow occurs when the result is not-a-number (NaN).
- The divide-by-zero FPU exception is caused by the rA operand to fdiv being zero when rB is not infinite.
- Illegal operation is caused by a signaling NaN operand or by illegal infinite or zero operand combinations.

#### Equivalent Pseudocode

```
\begin{array}{l} \texttt{r17} \leftarrow \texttt{PC} \\ \texttt{PC} \leftarrow \texttt{0x00000020} \\ \texttt{MSR[EE]} \leftarrow \texttt{0} \\ \texttt{MSR[EIP]} \leftarrow \texttt{1} \\ \texttt{ESR[DS]} \leftarrow \texttt{exception in delay slot} \\ \texttt{ESR[EC]} \leftarrow \texttt{exception specific value} \\ \texttt{ESR[ESS]} \leftarrow \texttt{exception specific value} \\ \texttt{EAR} \leftarrow \texttt{exception specific value} \\ \texttt{FSR} \leftarrow \texttt{exception specific value} \end{array}
```

## **Breaks**

There are two kinds of breaks:

- Hardware (external) breaks
- Software (internal) breaks

#### Hardware Breaks

Hardware breaks are performed by asserting the external break signal (i.e. the Ext\_BRK and Ext\_NM\_BRK input ports). On a break the instruction in the execution stage will complete, while the instruction in the decode stage is replaced by a branch to the break vector (address 0x18). The break return address (the PC associated with the instruction in the decode stage at the time of the break) is automatically loaded into general purpose register R16. MicroBlaze also sets the Break In Progress (BIP) flag in the Machine Status Register (MSR).

A normal hardware break (i.e the Ext\_BRK input port) is only handled when there is no break in progress (i.e MSR[BIP] is set to 0). The Break In Progress flag disables interrupts. A non-maskable break (i.e the Ext\_NM\_BRK input port) will always be handled immediately.

The BIP bit in the MSR is automatically cleared when executing the RTBD instruction.

### Software Breaks

To perform a software break, use the brk and brki instructions. Refer to Chapter 4, "MicroBlaze Instruction Set Architecture" for detailed information on software breaks.

#### Latency

The time it will take MicroBlaze to enter a break service routine from the time the break occurs, depends on the instruction currently in the execution stage and the latency to the memory storing the break vector.

#### Equivalent Pseudocode

```
r16 \leftarrow PC
PC \leftarrow 0x00000018
MSR[BIP] \leftarrow 1
```

#### Interrupt

MicroBlaze supports one external interrupt source (connecting to the Interrupt input port). The processor will only react to interrupts if the Interrupt Enable (IE) bit in the Machine Status Register (MSR) is set to 1. On an interrupt the instruction in the execution stage will complete, while the instruction in the decode stage is replaced by a branch to the interrupt vector (address 0x10). The interrupt return address (the PC associated with the instruction in the decode stage at the time of the interrupt) is automatically loaded into general purpose register R14. In addition, the processor also disables future interrupts by clearing the IE bit in the MSR. The IE bit is automatically set again when executing the RTID instruction.

Interrupts are ignored by the processor if either of the break in progress (BIP) or exception in progress (EIP) bits in the MSR are set to 1.

#### Latency

The time it will take MicroBlaze to enter an Interrupt Service Routine (ISR) from the time an interrupt occurs depends on the configuration of the processor and the latency of the memory controller storing the interrupt vectors. If MicroBlaze is configured to have a hardware divider, the largest latency will happen when an interrupt occurs during the execution of a division instruction.

#### Equivalent Pseudocode

```
r14 \leftarrow PC
PC \leftarrow 0x0000010
MSR[IE] \leftarrow 0
```

## User Vector (Exception)

The user exception vector is located at address 0x8. A user exception is caused by inserting a 'BRALID Rx, 0x8' instruction in the software flow. Although Rx could be any general purpose register Xilinx recommends using R15 for storing the user exception return address, and to use the RTSD instruction to return from the user exception handler.

#### Pseudocode

 $\texttt{rx} \leftarrow \texttt{PC}$ 



 $PC \leftarrow 0x0000008$ 

## **Instruction Cache**

#### **Overview**


MicroBlaze may be used with an optional instruction cache for improved performance when executing code that resides outside the LMB address range.

The instruction cache has the following features:

- Direct mapped (1-way associative)
- User selectable cacheable memory address range
- Configurable cache and tag size
- Caching over CacheLink (XCL) interface
- Option to use 4 or 8 word cache-line
- Cache on and off controlled using a bit in the MSR
- Optional WIC instruction to invalidate instruction cache lines

## General Instruction Cache Functionality

When the instruction cache is used, the memory address space in split into two segments: a cacheable segment and a non-cacheable segment. The cacheable segment is determined by two parameters: C\_ICACHE\_BASEADDR and C\_ICACHE\_HIGHADDR. All addresses within this range correspond to the cacheable address segment. All other addresses are non-cacheable.





The cacheable instruction address consists of two parts: the cache address, and the tag address. The MicroBlaze instruction cache can be configured from 2kB to 64 kB. This corresponds to a cache address of between 11 and 16 bits. The tag address together with the cache address should match the full address of cacheable memory.

For example: in a MicroBlaze configured with C\_ICACHE\_BASEADDR= 0x00300000, C\_ICACHE\_HIGHADDR=0x0030ffff, C\_CACHE\_BYTE\_SIZE=4096, and C\_ICACHE\_LINELEN=8; the cacheable memory of 64 kB uses 16 bits of byte address, and the 4 kB cache uses 12 bits of byte address, thus the required address tag width is: 16-12=4 bits. The total number of block RAM primitives required in this configuration is: 2 RAMB16 for storing the 1024 instruction words, and 1 RAMB16 for 128 cache line entries, each consisting of: 4 bits of tag, 8 word-valid bits, 1 line-valid bit. In total 3 RAMB16 primitives.

## Instruction Cache Operation

For every instruction fetched, the instruction cache detects if the instruction address belongs to the cacheable segment. If the address is non-cacheable, the cache controller ignores the instruction and lets the OPB or LMB complete the request. If the address is cacheable, a lookup is performed on the tag memory to check if the requested address is currently cached. The lookup is successful if: the word and line valid bits are set, and the tag address matches the instruction address tag segment. On a cache miss, the cache controller will request the new instruction over the instruction CacheLink (IXCL) interface, and wait for the memory controller to return the associated cache line.

## Instruction Cache Software Support

#### MSR Bit

The ICE bit in the MSR provides software control to enable and disable caches.

The contents of the cache are preserved by default when the cache is disabled. The user can invalidate cache lines using the WIC instruction or using the hardware debug logic of MicroBlaze.

#### **WIC Instruction**

The optional WIC instruction (C\_ALLOW\_ICACHE\_WR=1) is used to invalidate cache lines in the instruction cache from an application. For a detailed description, please refer to Chapter 4, "MicroBlaze Instruction Set Architecture". The cache must be disabled (MSR[ICE]=0) when the instruction is executed.

# **Data Cache**

## Overview

MicroBlaze may be used with an optional data cache for improved performance. The cached memory range must not include addresses in the LMB address range.

The data cache has the following features

- Direct mapped (1-way associative)
- Write-through
- User selectable cacheable memory address range
- Configurable cache size and tag size
- Caching over CacheLink (XCL) interface
- Option to use 4 or 8 word cache-lines



- Cache on and off controlled using a bit in the MSR
- Optional WDC instruction to invalidate data cache lines

## General Data Cache Functionality

When the data cache is used, the memory address space in split into two segments: a cacheable segment and a non-cacheable segment. The cacheable area is determined by two parameters: C\_DCACHE\_BASEADDR and C\_DCACHE\_HIGHADDR. All addresses within this range correspond to the cacheable address space. All other addresses are non-cacheable.




Figure 1-10: Data Cache Organization

The cacheable data address consists of two parts: the cache address, and the tag address. The MicroBlaze data cache can be configured from 2kB to 64 kB. This corresponds to a cache address of between 11 and 16 bits. The tag address together with the cache address should match the full address of cacheable memory.

For example: in a MicroBlaze configured with C\_ICACHE\_BASEADDR= 0x00400000, C\_ICACHE\_HIGHADDR=0x00403fff, C\_CACHE\_BYTE\_SIZE=2048, and C\_ICACHE\_LINELEN=4; the cacheable memory of 16 kB uses 14 bits of byte address, and the 2 kB cache uses 11 bits of byte address, thus the required address tag width is: 14-11=3 bits. The total number of block RAM primitives required in this configuration is: 1 RAMB16 for storing the 512 instruction words, and 1 RAMB16 for 128 cache line entries, each consisting of: 3 bits of tag, 4 word-valid bits, 1 line-valid bit. In total 2 RAMB16 primitives.

## Data Cache Operation

The MicroBlaze data cache implements a write-through protocol. A store to an address within the cacheable range will, provided that the cache is enabled, generate an equivalent byte, halfword, or word write over the data CacheLink (DXCL) to external memory. The write will also update the cached data if the target address word is in the cache (i.e. the write is a cache-hit). A write cache-miss does not load the associated cache line into the cache.

A load from an address within the cacheable range will, provided that the cache is enabled, trigger a check to determine if the requested data is currently cached. If it is (i.e. on a cachehit) the requested data is retrieved from the cache. If not (i.e. on a cache-miss) the address is requested over data CacheLink (DXCL), and the processor pipeline will stall until the cache line associated to the requested address is returned from the external memory controller.

## Data Cache Software Support

#### MSR Bit

The DCE bit in the MSR controls whether or not the cache is enabled. When disabling caches the user must ensure that all the prior writes within the cacheable range has been completed in external memory before reading back over OPB. This can be done by writing to a semaphore immediately before turning off caches, and then in a loop poll the semaphore until it has been written.

The contents of the cache is preserved when the cache is disabled.

#### WDC Instruction

The optional WDC instruction (C\_ALLOW\_DCACHE\_WR=1) is used to invalidate cache lines in the data cache from an application. For a detailed description, please refer to Chapter 4, "MicroBlaze Instruction Set Architecture".

# Floating Point Unit (FPU)

### Overview

The MicroBlaze floating point unit is based on the IEEE 754 standard:

- Uses IEEE 754 single precision floating point format, including definitions for infinity, not-a-number (NaN), and zero
- Supports addition, subtraction, multiplication, division, and comparison instructions
- Implements round-to-nearest mode
- Generates sticky status bits for: underflow, overflow, and invalid operation

For improved performance, the following non-standard simplifications are made:

- Denormalized<sup>(1)</sup> operands are not supported. A hardware floating point operation on a denormalized number will return a quiet NaN and set the denormalized operand error bit in FSR; see "Floating Point Status Register (FSR)" on page 27
- A denormalized result is stored as a signed 0 with the underflow bit set in FSR. This method is commonly referred to as Flush-to-Zero (FTZ)
- An operation on a quiet NaN will return the fixed NaN: 0xFFC00000, rather than one of the NaN operands
- Overflow as a result of a floating point operation will always return signed ∞, even when the exception is trapped.

<sup>1.</sup> Numbers that are so close to 0, that they cannot be represented with full precision, i.e. any number *n* that falls in the following ranges:  $(1.17549*10^{-38} > n > 0)$ , or  $(0 > n > -1.17549*10^{-38})$ 



## Format

An IEEE 754 single precision floating point number is composed of the following three fields:

- 1. 1-bit sign
- 2. 8-bit biased exponent
- 3. 23-bit fraction (a.k.a. mantissa or significand)

The fields are stored in a 32 bit word as defined in Figure 1-11:

0 1		9		31
$\uparrow$	Ť		$\uparrow$	
sign	exponent		fraction	

#### Figure 1-11: IEEE 754 Single Precision format

The value of a floating point number *v* in MicroBlaze has the following interpretation:

- 1. If *exponent* = 255 and *fraction* <> 0, then *v*= NaN, regardless of the *sign* bit
- 2. If exponent = 255 and fraction = 0, then  $v = (-1)^{sign *} \infty$
- 3. If 0 < exponent < 255, then  $v = (-1)^{sign *} 2^{(exponent-127) *} (1.fraction)$
- 4. If exponent = 0 and fraction  $\langle \rangle$  0, then  $v = (-1)^{sign * 2^{-126} * (0. fraction)}$
- 5. If *exponent* = 0 and *fraction* = 0, then  $v = (-1)^{sign} * 0$

For practical purposes only 3 and 5 are really useful, while the others all represent either an error or numbers that can no longer be represented with full precision in a 32 bit format.

## Rounding

The MicroBlaze FPU only implements the default rounding mode, "Round-to-nearest", specified in IEEE 754. By definition, the result of any floating point operation should return the nearest single precision value to the infinitely precise result. If the two nearest representable values are equally near, then the one with its least significant bit zero is returned.

## Operations

All MicroBlaze FPU operations use the processors general purpose registers rather than a dedicated floating point register file, see "General Purpose Registers".

#### Arithmetic

The FPU implements the following floating point operations:

- addition, fadd
- subtraction, fsub
- multiplication, fmul
- division, fdiv

## Comparison

The FPU implements the following floating point comparisons:

- compare less-than, fcmp.lt
- compare equal, fcmp.eq
- compare less-or-equal, fcmp.le
- compare greater-than, fcmp.gt
- compare not-equal, fcmp.ne
- compare greater-or-equal, fcmp.ge
- compare unordered, fcmp.un (used for NaN)

## **Exceptions**

The floating point unit uses the regular hardware exception mechanism in MicroBlaze. When enabled, exceptions are thrown for all the IEEE standard conditions: underflow, overflow, divide-by-zero, and illegal operation, as well as for the MicroBlaze specific exception: denormalized operand error.

A floating point exception will inhibit the write to the destination register (Rd). This allows a floating point exception handler to operate on the uncorrupted register file.

# Fast Simplex Link (FSL)

MicroBlaze can be configured with up to eight Fast Simplex Link (FSL) interfaces, each consisting of one input and one output port. The FSL channels are dedicated unidirectional point-to-point data streaming interfaces. For detailed information on the FSL interface, please refer to the FSL Bus data sheet (DS449).

The FSL interfaces on MicroBlaze are 32 bits wide. A separate bit indicates whether the sent/received word is of control or data type. The get instruction in the MicroBlaze ISA is used to transfer information from an FSL port to a general purpose register. The put instruction is used to transfer data in the opposite direction. Both instructions come in 4 flavours: blocking data, non-blocking data, blocking control, and non-blocking control. For a detailed description of the get and put instructions please refer to Chapter 4, "MicroBlaze Instruction Set Architecture".

## Hardware Acceleration using FSL

Each FSL provides a low latency dedicated interface to the processor pipeline. Thus they are ideal for extending the processors execution unit with custom hardware accelerators. A simple example is illustrated in Figure 1-12.




Figure 1-12: FSL used with HW accelerated function  $f_X$ 

This method is similar to extending the ISA with custom instructions, but has the benefit of not making the overall speed of the processor pipeline dependent on the custom function. Also, there are no additional requirements on the software tool chain associated with this type of functional extension.

## **Debug and Trace**

### **Debug Overview**

MicroBlaze features a debug interface to support JTAG based software debugging tools (commonly known as BDM or Background Debug Mode debuggers) like the Xilinx Microprocessor Debug (XMD) tool. The debug interface is designed to be connected to the Xilinx Microprocessor Debug Module (MDM) core, which interfaces with the JTAG port of Xilinx FPGAs. Multiple MicroBlaze instances can be interfaced with a single MDM to enable multiprocessor debugging. The debugging features include:

- Configurable number of hardware breakpoints and watchpoints and unlimited software breakpoints
- External processor control enables debug tools to stop, reset, and single step MicroBlaze
- Read from and write to: memory, general purpose registers, and special purpose register, except ESR and EAR which can only be read
- Support for multiple processors
- Write to instruction and data caches

## **Trace Overview**

The MicroBlaze trace interface exports a number of internal state signals for performance monitoring and analysis. Xilinx recommends that users only use the trace interface through Xilinx developed analysis cores. This interface is not guaranteed to be backward compatible in future releases of MicroBlaze.



# Chapter 2

# **MicroBlaze Signal Interface Description**

## **Overview**

The MicroBlaze core is organized as a Harvard architecture with separate bus interface units for data accesses and instruction accesses. The following three memory interfaces are supported: Local Memory Bus (LMB), IBM's On-chip Peripheral Bus (OPB), and Xilinx CacheLink (XCL). The LMB provides single-cycle access to on-chip dual-port block RAM. The OPB interface provides a connection to both on-chip and off-chip peripherals and memory. The CacheLink interface is intended for use with specialized external memory controllers. MicroBlaze also supports up to 8 Fast Simplex Link (FSL) ports, each with one master and one slave FSL interface.

### **Features**

The MicroBlaze can be configured with the following bus interfaces:

- A 32-bit version of the OPB V2.0 bus interface (see IBM's 64-Bit On-Chip Peripheral Bus, Architectural Specifications, Version 2.0)
- LMB provides simple synchronous protocol for efficient block RAM transfers
- FSL provides a fast non-arbitrated streaming communication mechanism
- XCL provides a fast slave-side arbitrated streaming interface between caches and external memory controllers
- Debug interface for use with the Microprocessor Debug Module (MDM) core
- Trace interface for performance analysis

## **MicroBlaze I/O Overview**

The core interfaces shown in Figure 2-1 and the following Table 2-1 are defined as follows:

DOPB:	Data interface, On-chip Peripheral Bus
DLMB:	Data interface, Local Memory Bus (BRAM only)
IOPB:	Instruction interface, On-chip Peripheral Bus
ILMB:	Instruction interface, Local Memory Bus (BRAM only)
MFSL 07:	FSL master interfaces
SFSL 07:	FSL slave interfaces
IXCL:	Instruction side Xilinx CacheLink interface (FSL master/slave pair)
DXCL:	Data side Xilinx CacheLink interface (FSL master/slave pair)
Core:	Miscellaneous signals for: clock, reset, debug, and trace




Figure 2-1: MicroBlaze Core Block Diagram

Signal	Interface	I/O	Description
DM_ABus[0:31]	DOPB	0	Data interface OPB address bus
DM_BE[0:3]	DOPB	0	Data interface OPB byte enables
DM_busLock	DOPB	0	Data interface OPB bus lock
DM_DBus[0:31]	DOPB	0	Data interface OPB write data bus
DM_request	DOPB	0	Data interface OPB bus request
DM_RNW	DOPB	0	Data interface OPB read, not write
DM_select	DOPB	0	Data interface OPB select
DM_seqAddr	DOPB	0	Data interface OPB sequential address
DOPB_DBus[0:31]	DOPB	Ι	Data interface OPB read data bus
DOPB_errAck	DOPB	Ι	Data interface OPB error acknowledge
DOPB_MGrant	DOPB	Ι	Data interface OPB bus grant
DOPB_retry	DOPB	Ι	Data interface OPB bus cycle retry
DOPB_timeout	DOPB	Ι	Data interface OPB timeout error
DOPB_xferAck	DOPB	Ι	Data interface OPB transfer acknowledge
IM_ABus[0:31]	IOPB	0	Instruction interface OPB address bus

Table 2-1: Summary of MicroBlaze Core I/O



Signal	Interface	I/O	Description
IM_BE[0:3]	IOPB	0	Instruction interface OPB byte enables
IM_busLock	IOPB	0	Instruction interface OPB bus lock
IM_DBus[0:31]	IOPB	0	Instruction interface OPB write data bus (always 0x00000000)
IM_request	IOPB	0	Instruction interface OPB bus request
IM_RNW	IOPB	0	Instruction interface OPB read, not write (tied to IM_select)
IM_select	IOPB	0	Instruction interface OPB select
IM_seqAddr	IOPB	0	Instruction interface OPB sequential address
IOPB_DBus[0:31]	IOPB	Ι	Instruction interface OPB read data bus
IOPB_errAck	IOPB	I	Instruction interface OPB error acknowledge
IOPB_MGrant	IOPB	Ι	Instruction interface OPB bus grant
IOPB_retry	IOPB	Ι	Instruction interface OPB bus cycle retry
IOPB_timeout	IOPB	Ι	Instruction interface OPB timeout error
IOPB_xferAck	ІОРВ	Ι	Instruction interface OPB transfer acknowledge
Data_Addr[0:31]	DLMB	0	Data interface LMB address bus
Byte_Enable[0:3]	DLMB	0	Data interface LMB byte enables
Data_Write[0:31]	DLMB	0	Data interface LMB write data bus
D_AS	DLMB	0	Data interface LMB address strobe
Read_Strobe	DLMB	0	Data interface LMB read strobe
Write_Strobe	DLMB	0	Data interface LMB write strobe
Data_Read[0:31]	DLMB	Ι	Data interface LMB read data bus
DReady	DLMB	Ι	Data interface LMB data ready
Instr_Addr[0:31]	ILMB	0	Instruction interface LMB address bus
I_AS	ILMB	0	Instruction interface LMB address strobe
IFetch	ILMB	0	Instruction interface LMB instruction fetch
Instr[0:31]	ILMB	Ι	Instruction interface LMB read data bus
IReady	ILMB	Ι	Instruction interface LMB data ready
FSL0_M FSL7_M	MFSL	0	Master interface to output FSL channels
FSL0_S FSL7_S	SFSL	Ι	Slave interface to input FSL channels
ICache_FSL_in	IXCL_S	ΙΟ	Instruction side CacheLink FSL slave interface

#### Table 2-1: Summary of MicroBlaze Core I/O (Continued)

Signal	Interface	I/O	Description
ICache_FSL_out	IXCL_M	IO	Instruction side CacheLink FSL master interface
DCache_FSL_in	DXCL_S	IO	Data side CacheLink FSL slave interface
DCache_FSL_out	DXCL_M	IO	Data side CacheLink FSL master interface
Interrupt	Core	Ι	Interrupt
Reset	Core	Ι	Core reset, active high. Should be held for at least 16 cycles
Clk	Core	Ι	Clock
Debug_Rst	Core	I	Reset signal from OPB JTAG UART, active high. Should be held for at least 16 cycles
Ext_BRK	Core	Ι	Break signal from OPB JTAG UART
Ext_NM_BRK	Core	Ι	Non-maskable break signal from OPB JTAG UART
Dbg	Core	IO	Debug signals from OPB MDM
Valid_Instr	Core	0	Trace: Valid instruction in EX stage
PC_Ex	Core	0	Trace: Address for EX stage instruction
Reg_Write	Core	0	Trace: EX stage instruction writes to the register file
Reg_Addr	Core	0	Trace: Destination register
MSR_Reg	Core	0	Trace: Current MSR register value
New_Reg_Value	Core	0	Trace: Destination register write data
Pipe_Running	Core	0	Trace: Processor pipeline to advance
Interrup_Taken	Core	0	Trace: Unmasked interrupt has occurred
Jump_Taken	Core	0	Trace: Branch instruction evaluated true
Prefetch_Addr	Core	0	Trace: OF stage pointer into prefetch buffer
MB_Halted	Core	0	Trace: Pipeline is halted
Trace	Core	0	Trace signals for real time HW analysis

Table 2-1: Summary of MicroBlaze Core I/O (Continued)

# **On-Chip Peripheral Bus (OPB) Interface Description**

The MicroBlaze OPB interfaces are implemented as byte-enable capable masters. Please refer to the Xilinx OPB design document: "OPB Usage in Xilinx FPGA" for details.

# Local Memory Bus (LMB) Interface Description

The LMB is a synchronous bus used primarily to access on-chip block RAM. It uses a minimum number of control signals and a simple protocol to ensure that local block RAM are accessed in a single clock cycle. LMB signals and definitions are shown in the following table. All LMB signals are active high.

## LMB Signal Interface

Signal	Data Interface	Instruction Interface	Туре	Description
Addr[0:31]	Data_Addr[0:31]	Instr_Addr[0:31]	0	Address bus
Byte_Enable[0:3]	Byte_Enable[0:3]	not used	0	Byte enables
Data_Write[0:31]	Data_Write[0:31]	not used	0	Write data bus
AS	D_AS	I_AS	0	Address strobe
Read_Strobe	Read_Strobe	IFetch	0	Read in progress
Write_Strobe	Write_Strobe	not used	0	Write in progress
Data_Read[0:31]	Data_Read[0:31]	Instr[0:31]	Ι	Read data bus
Ready	DReady	IReady	Ι	Ready for next transfer
Clk	Clk	Clk	Ι	Bus clock

#### Table 2-2: LMB Bus Signals

## Addr[0:31]

The address bus is an output from the core and indicates the memory address that is being accessed by the current transfer. It is valid only when AS is high. In multicycle accesses (accesses requiring more than one clock cycle to complete), Addr[0:31] is valid only in the first clock cycle of the transfer.

## Byte\_Enable[0:3]

The byte enable signals are outputs from the core and indicate which byte lanes of the data bus contain valid data. Byte\_Enable[0:3] is valid only when AS is high. In multicycle accesses (accesses requiring more than one clock cycle to complete), Byte\_Enable[0:3] is valid only in the first clock cycle of the transfer. Valid values for Byte\_Enable[0:3] are shown in the following table:

	Byte Lanes Used								
Byte_Enable[0:3]	Data[0:7]	Data[0:7] Data[8:15] Data[16:23] Data[24:31]							
0000									
0001				X					
0010			x						
0100		X							

Table 2-3: Valid Values for Byte\_Enable[0:3]

	Byte Lanes Used							
Byte_Enable[0:3]	Data[0:7] Data[8:15] Data[16:23] Data[2							
1000	X							
0011			x	Х				
1100	х	x						
1111	x	x	x	х				

Table 2-3: Valid Values for Byte\_Enable[0:3]

#### Data\_Write[0:31]

The write data bus is an output from the core and contains the data that is written to memory. It becomes valid when AS is high and goes invalid in the clock cycle after Ready is sampled high. Only the byte lanes specified by Byte\_Enable[0:3] contain valid data.

#### AS

The address strobe is an output from the core and indicates the start of a transfer and qualifies the address bus and the byte enables. It is high only in the first clock cycle of the transfer, after which it goes low and remains low until the start of the next transfer.

#### Read\_Strobe

The read strobe is an output from the core and indicates that a read transfer is in progress. This signal goes high in the first clock cycle of the transfer, and remains high until the clock cycle after Ready is sampled high. If a new read transfer is started in the clock cycle after Ready is high, then Read\_Strobe remains high.

#### Write\_Strobe

The write strobe is an output from the core and indicates that a write transfer is in progress. This signal goes high in the first clock cycle of the transfer, and remains high until the clock cycle after Ready is sampled high. If a new write transfer is started in the clock cycle after Ready is high, then Write\_Strobe remains high.

### Data\_Read[0:31]

The read data bus is an input to the core and contains data read from memory. Data\_Read[0:31] is valid on the rising edge of the clock when Ready is high.

#### Ready

The Ready signal is an input to the core and indicates completion of the current transfer and that the next transfer can begin in the following clock cycle. It is sampled on the rising edge of the clock. For reads, this signal indicates the Data\_Read[0:31] bus is valid, and for writes it indicates that the Data\_Write[0:31] bus has been written to local memory.

#### Clk

All operations on the LMB are synchronous to the MicroBlaze core clock.



## LMB Transactions

The following diagrams provide examples of LMB bus operations.

### **Generic Write Operation**






Figure 2-2: LMB Generic Write Operation

## **Generic Read Operation**



## Back-to-Back Write Operation



### Single Cycle Back-to-Back Read Operation





Figure 2-5: LMB Single Cycle Back-to-Back Read Operation

### Back-to-Back Mixed Read/Write Operation





## Read and Write Data Steering

The MicroBlaze data-side bus interface performs the read steering and write steering required to support the following transfers:

- byte, halfword, and word transfers to word devices
- byte and halfword transfers to halfword devices
- byte transfers to byte devices

MicroBlaze does not support transfers that are larger than the addressed device. These types of transfers require dynamic bus sizing and conversion cycles that are not supported by the MicroBlaze bus interface. Data steering for read cycles is shown in Table 2-4, and data steering for write cycles is shown in Table 2-5

			Register rD Data			
Address [30:31]	Byte_Enable [0:3]	Transfer Size	rD[0:7]	rD[8:15]	rD[16:23]	rD[24:31]
11	0001	byte				Byte3
10	0010	byte				Byte2
01	0100	byte				Byte1
00	1000	byte				Byte0
10	0011	halfword			Byte2	Byte3
00	1100	halfword			Byte0	Byte1
00	1111	word	Byte0	Byte1	Byte2	Byte3

Table 2-4: Read Data Steering (load to Register rD)

Table 2-5: Write Data Steering (store from Register rD)

			Write Data Bus Bytes			
Address [30:31]	Byte_Enable [0:3]	Transfer Size	Byte0	Byte1	Byte2	Byte3
11	0001	byte				rD[24:31]
10	0010	byte			rD[24:31]	
01	0100	byte		rD[24:31]		
00	1000	byte	rD[24:31]			
10	0011	halfword			rD[16:23]	rD[24:31]
00	1100	halfword	rD[16:23]	rD[24:31]		
00	1111	word	rD[0:7]	rD[8:15]	rD[16:23]	rD[24:31]

Note that other OPB masters may have more restrictive requirements for byte lane placement than those allowed by MicroBlaze. OPB slave devices are typically attached "left-justified" with byte devices attached to the most-significant byte lane, and halfword devices attached to the most significant halfword lane. The MicroBlaze steering logic fully supports this attachment method.

# Fast Simplex Link (FSL) Interface Description

The Fast Simplex Link bus provides a point-to-point communication channel between an output FIFO and an input FIFO. For details on the generic FSL protocol please refer to the "Fast Simplex Link (FSL) bus" data sheet (DS449).

## Master FSL Signal Interface

MicroBlaze may contain up to 8 master FSL interfaces. The master signals are depicted in Table 2-6.

Signal Name	Description	VHDL Type	Direction
FSLn_M_Clk	Clock	std_logic	input
FSLn_M_Write	Write enable signal indicating that data is being written to the output FSL	std_logic	output
FSLn_M_Data	Data value written to the output FSL	std_logic_vector	output
FSLn_M_Control	Control bit value written to the output FSL	std_logic	output
FSLn_M_Full	Full Bit indicating output FSL FIFO is full when set	std_logic	input

Table 2-6: Master FSL signals

## Slave FSL Signal Interface

MicroBlaze may contain up to 8 slave FSL interfaces. The slave FSL interface signals are depicted in Table 2-7.

Table 2-7:Slave FSL signals

Signal Name	Description	VHDL Type	Direction
FSLn_S_Clk	Clock	std_logic	input
FSLn_S_Read	Read acknowledge signal indicating that data has been read from the input FSL	std_logic	output
FSLn_S_Data	Data value currently available at the top of the input FSL	std_logic_vector	input
FSLn_S_Control	Control Bit value currently available at the top of the input FSL	std_logic	input
FSLn_S_Exists	Flag indicating that data exists in the input FSL	std_logic	input



## **FSL** Transactions

### FSL BUS Write Operation


A write to the FSL bus is performed by MicroBlaze using one of the flavors of the put instruction. A write operations transfers the register contents to an output FSL bus. The transfer is completed in a single clock cycle for blocking mode writes to the FSL (put and cput instructions) as long as the FSL FIFO does not become full. If the FSL FIFO is full, the processor stalls until the FSL full flag is lowered. The non-blocking instructions: nput and ncput, will always complete in a single clock cycle even if the FSL was full. If the FSL was full, the write is inhibited and the carry bit is set in the MSR.

## FSL BUS Read Operation

A read from the FSL bus is performed by MicroBlaze using one of the flavors of the get instruction. A read operations transfers the contents of an input FSL to a general purpose register. The transfer is typically completed in 2 clock cycles for blocking mode reads from the FSL (get and cget instructions) as long as data exists in the FSL FIFO. If the FSL FIFO is empty, the processor stalls at this instruction until the FSL exists flag is set. In the non-blocking mode (nget and ncget instructions), the transfer is completed in two clock cycles irrespective of whether or not the FSL was empty. In the case the FSL was empty, the transfer of data does not take place and the carry bit is set in the MSR.

# Xilinx CacheLink (XCL) Interface Description

Xilinx CacheLink (XCL) is a high performance solution for external memory accesses. The MicroBlaze CacheLink interface is designed to connect directly to a memory controller with integrated FSL buffers, e.g. the MCH\_OPB\_SDRAM. This method has the lowest latency and minimal number of instantiations (see Figure 2-7).



#### Example MHS code

**BEGIN** microblaze

BUS\_INTERFACE IXCL = myIXCL

... END

BEGIN mch\_opb\_sdram

BUS\_INTERFACE MCH0 = myIXCL

END

*Figure 2-7:* CacheLink connection with integrated FSL buffers (only Instruction cache used in this example)

The MicroBlaze CacheLink interface can also connect to an Fast Simplex Link (FSL) interfaced memory controller via explicitly instantiated FSL master/slave pair, however this topology is considered deprecated and is not recommended for new designs.

The interface is only available on MicroBlaze when caches are enabled. It is legal to use a CacheLink cache on the instruction side or the data side without caching the other. Memory locations outside the cacheable range are accessed over OPB or LMB. Cached memory range is accessed over OPB whenever the caches are software disabled (i.e. MSR[DCE]=0 or MSR[ICE]=0).

The CacheLink cache controllers handle 4 or 8-word cache lines with critical word first. At the same time the separation from the OPB bus reduces contention for non-cached memory accesses.

## CacheLink Signal Interface

The CacheLink signals on MicroBlaze are listed in Table 2-8

 Table 2-8:
 MicroBlaze Cache Link signals

Signal Name	Description	VHDL Type	Direction
ICACHE_FSL_IN_Clk	Clock output to I-side return read data FSL	std_logic	output
ICACHE_FSL_IN_Read	Read signal to I-side return read data FSL.	std_logic	output
ICACHE_FSL_IN_Data	Read data from I-side return read data FSL	std_logic_vector (0 to 31)	input
ICACHE_FSL_IN_Control	FSL control-bit from I- side return read data FSL. Reserved for future use	std_logic	input
ICACHE_FSL_IN_Exists	More read data exists in I- side return FSL	std_logic	input
ICACHE_FSL_OUT_Clk	Clock output to I-side read access FSL	std_logic	output
ICACHE_FSL_OUT_Write	Write new cache miss access request to I-side read access FSL	std_logic	output
ICACHE_FSL_OUT_Data	Cache miss access (=address) to I-side read access FSL	std_logic_vector (0 to 31)	output
ICACHE_FSL_OUT_Control	FSL control-bit to I-side read access FSL. Reserved for future use	std_logic	output
ICACHE_FSL_OUT_Full	FSL access buffer for I- side read accesses is full	std_logic	input
DCACHE_FSL_IN_Clk	Clock output to D-side return read data FSL	std_logic	output



Table 2-8: MicroBlaze Cache Link signals

Signal Name	Description	VHDL Type	Direction
DCACHE_FSL_IN_Read	Read signal to D-side return read data FSL	std_logic	output
DCACHE_FSL_IN_Data	Read data from D-side return read data FSL	std_logic_vector (0 to 31)	input
DCACHE_FSL_IN_Control	FSL control bit from D- side return read data FSL	std_logic	input
DCACHE_FSL_IN_Exists	More read data exists in D-side return FSL	std_logic	input
DCACHE_FSL_OUT_Clk	Clock output to D-side read access FSL	std_logic;	output
DCACHE_FSL_OUT_Write	Write new cache miss access request to D-side read access FSL	std_logic;	output
DCACHE_FSL_OUT_Data	Cache miss access (read address or write address + write data + byte write enable) to D-side read access FSL	std_logic_vector (0 to 31)	output
DCACHE_FSL_OUT_Control	FSL control-bit to D-side read access FSL. Used with address bits [30 to 31] for read/write and byte enable encoding.	std_logic;	output
DCACHE_FSL_OUT_Full	FSL access buffer for D- side read accesses is full	std_logic;	input

## **CacheLink Transactions**

All individual CacheLink accesses follow the FSL FIFO based transaction protocol:

- Access information is encoded over the FSL data and control signals (e.g. DCACHE\_FSL\_OUT\_Data, DCACHE\_FSL\_OUT\_Control, ICACHE\_FSL\_IN\_Data, and ICACHE\_FSL\_IN\_Control)
- Information is sent (stored) by raising the write enable signal (e.g. DCACHE\_FSL\_OUT\_Write).
- The sender is only allowed to write if the full signal from the receiver is inactive (e.g. DCACHE\_FSL\_OUT\_Full = 0). The full signal is not used by the instruction cache controller.
- Information is received (loaded) by raising the read signal (e.g. ICACHE\_FSL\_IN\_Read)
- The receiver is only allowed to read as long as the sender signals that new data exists (e.g. ICACHE\_FSL\_IN\_Exists = 1).

For details on the generic FSL protocol please refer to the "Fast Simplex Link (FSL) bus" data sheet (DS449).

The CacheLink solution uses one incoming (slave) and one outgoing (master) FSL per cache controller. The outgoing FSL is used to send access requests, while the incoming FSL is used for receiving the requested cache lines. CacheLink also uses a specific encoding of the transaction information over the FSL data and control signals.

The cache lines used for reads in the CacheLink protocol are 4 words long. Each cache line is expected to start with the critical word first. I.e. if an access to address 0x348 is a miss, then the returned cache line should have the following address sequence: 0x348, 0x34c, 0x340, 0x344. The cache controller will forward the first word to the execution unit as well as store it in the cache memory. This allows execution to resume as soon as the first word is back. The cache controller then follows through by filling up the cache line with the remaining 3 words as they are received.

All write operations to the data cache are single-word write-through.

### Instruction Cache Read Miss

On a read miss the cache controller will perform the following sequence:

- 1. Write the word aligned<sup>(1)</sup> missed address to ICACHE\_FSL\_OUT\_Data, with the control bit set low (ICACHE\_FSL\_OUT\_Control = 0) to indicate a read access
- 2. Wait until ICACHE\_FSL\_IN\_Exists goes high to indicate that data is available
- 3. Store the word from ICACHE\_FSL\_IN\_Data to the cache
- 4. Forward the critical word to the execution unit in order to resume execution
- 5. Repeat 3 and 4 for the subsequent 3 words in the cache line

#### Data Cache Read Miss

On a read miss the cache controller will perform the following sequence:

- 1. If DCACHE\_FSL\_OUT\_Full = 1 then stall until it goes low
- 2. Write the word aligned<sup>1</sup> missed address to DCACHE\_FSL\_OUT\_Data, with the control bit set low (DCACHE\_FSL\_OUT\_Control = 0) to indicate a read access
- 3. Wait until DCACHE\_FSL\_IN\_Exists goes high to indicate that data is available
- 4. Store the word from DCACHE\_FSL\_IN\_Data to the cache
- 5. Forward the critical word to the execution unit in order to resume execution
- 6. Repeat 3 and 4 for the subsequent 3 words in the cache line

#### Data Cache Write

Note that writes to the data cache always are write-through, and thus there will be a write over the CacheLink regardless of whether there was a hit or miss in the cache. On a write the cache controller will perform the following sequence:

- 1. If DCACHE\_FSL\_OUT\_Full = 1 then stall until it goes low
- 2. Write the missed address to DCACHE\_FSL\_OUT\_Data, with the control bit set high (DCACHE\_FSL\_OUT\_Control = 1) to indicate a write access. The two least-significant bits (30:31) of the address are used to encode byte and half-word enables: 0b00=byte0,

<sup>1.</sup> Byte and halfword read misses are naturally expected to return complete words, the cache controller then provides the execution unit with the correct bytes.



0b01=byte1 or halfword0, 0x10=byte2, and 0x11=byte3 or halfword1. The selection of half-word or byte access is based on the control bit for the data word in step 4.

- 3. If DCACHE\_FSL\_OUT\_Full = 1 then stall until it goes low
- 4. Write the data to be stored to DCACHE\_FSL\_OUT\_Data. For byte and halfword accesses the data is mirrored accordingly onto byte-lanes. The control bit should be low (DCACHE\_FSL\_OUT\_Control = 0) for a word or halfword access, and high for a byte access.

## **Debug Interface Description**

The debug interface on MicroBlaze is designed to work with the Xilinx Microprocessor Debug Module (MDM) IP core. The MDM is controlled by the Xilinx Microprocessor Debugger (XMD) through the JTAG port of the FPGA. The MDM can control multiple MicroBlaze processors at the same time. The debug signals on MicroBlaze are listed in Table 2-9.

Signal Name	Description	VHDL Type	Direction
Dbg_Clk	JTAG clock from MDM	std_logic	input
Dbg_TDI	JTAG TDI from MDM	std_logic	input
Dbg_TDO	JTAG TDO to MDM	std_logic	output
Dbg_Reg_En	Debug register enable from MDM	std_logic	input
Dbg_Capture	JTAG BSCAN capture signal from MDM	std_logic	input
Dbg_Update	JTAG BSCAN update signal from MDM	std_logic	input

Table 2-9: MicroBlaze Debug signals

## **Trace Interface Description**

The MicroBlaze core exports a number of internal signals for trace purposes. This signal interface is not standardized and new revisions of the processor may not be backward compatible for signal selection or functionality. Users are recommended not to design custom logic for these signals, but rather to use them via Xilinx provided analysis IP. The current set of trace signals were last updated for MicroBlaze v5.00.a and are listed in Table 2-10.

Table 2-10: MicroBlaze Trace signals

Signal Name	Description	VHDL Type	Direction
Trace_Valid_Instr	Valid instruction on trace port.	std_logic	output
Trace_Instruction <sup>1</sup>	Instruction code	std_logic_vector (0 to 31)	output
Trace_PC <sup>1</sup>	Program counter	std_logic_vector (0 to 31)	output

Signal Name	Description	VHDL Type	Direction
Trace_Reg_Write <sup>1</sup>	Instruction writes to the register file	std_logic	output
Trace_Reg_Addr <sup>1</sup>	Destination register address	std_logic_vector (0 to 4)	output
Trace_MSR_Reg <sup>1</sup>	Machine status register	std_logic_vector (0 to10)	output
Trace_New_Reg_Value <sup>1</sup>	Destination register update value	std_logic_vector (0 to 31)	output
Trace_Exception_Taken <sup>1</sup>	Instruction result in taken exception.	std_logic	output
Trace_Exception_Kind <sup>1</sup>	Exception type. The description for the exception type is documented in Table 2-11	std_logic_vector (0 to 3)	output
Trace_Jump_Taken <sup>1</sup>	Branch instruction evaluated true i.e taken	std_logic	output
Trace_Delay_Slot <sup>1</sup>	Instruction is in delay slot	std_logic	output
Trace_Data_Access <sup>1</sup>	Valid D-side memory access	std_logic	output
Trace_Data_Address <sup>1</sup>	Address for D-side memory access	std_logic_vector (0 to 31)	output
Trace_Data_Write_Value <sup>1</sup>	Value for D-side memory write access	std_logic_vector (0 to 31)	output
Trace_Data_Byte_Enable <sup>1</sup>	Byte enables for D-side memory access	std_logic_vector (0 to 3)	output
Trace_Data_Read <sup>1</sup>	D-side memory access is a read	std_logic	output
Trace_Data_Write <sup>1</sup>	D-side memory access is a write	std_logic	output
Trace_DCache_Req	Data memory address is within D-Cache range	std_logic	output
Trace_DCache_Hit	Data memory address is present in D-Cache	std_logic	output
Trace_ICache_Req	Instruction memory address is in I-Cache range	std_logic	output
Trace_ICache_Hit	Instruction memory address is present in I- Cache	std_logic	output

Table 2-10. MicroBlaze Trace signals



Signal Name	Description	VHDL Type	Direction
Trace_OF_PipeRun	Pipeline advance for Decode stage	std_logic	output
Trace_EX_PipeRun	Pipeline advance for Execution stage	std_logic	output
Trace_MEM_PipeRun	Pipeline advance for Memory stage	std_logic	output

Table 2-10: MicroBlaze Trace signals

1. Valid only when Trace\_Valid\_Instr = 1

Table 2-11: **Type of Trace Exception** 

Trace_Exception_Kind [0:3]	Description
0001	Unaligned execption
0010	Illegal Opcode exception
0011	Instruction Bus exception
0100	Data Bus exception
0101	Div by Zero exception
0110	FPU exception
1001	Debug exception
1010	Interrupt
1011	External non maskable break
1100	External maskable break

# **MicroBlaze Core Configurability**

The MicroBlaze core has been developed to support a high degree of user configurability. This allows tailoring of the processor to meet specific cost/performance requirements.

Configuration is done via parameters that typically: enable, size, or select certain processor features. E.g. the instruction cache is enabled by setting the C\_USE\_ICACHE parameter. The size of the instruction cache, and the cacheable memory range, are all configurable using: C\_CACHE\_BYTE\_SIZE, C\_ICACHE\_BASEADDR, and C\_ICACHE\_HIGHADDR respectively.

Parameters valid for MicroBlaze v5.00a are listed in Table 2-12. Note that not all of these are recognized by older versions of MicroBlaze, however the configurability is fully backward compatibility.

#### Table 2-12: MPD Parameters

Parameter Name	Feature/Description	Allowable Values	Default Value	EDK Tool Assigned	VHDL Type
C_FAMILY	Target Family	qrvirtex2 qvirtex2 spartan3 spartan3e virtex2 virtex2p virtex4 virtex5	virtex2	yes	string
C_DATA_SIZE	Data Size	32	32	NA	integer
C_DYNAMIC_BUS_SIZING	Legacy	1	1	NA	integer
C_SCO	Xilinx internal	0	0	NA	integer
C_PVR	Processor version register mode selection	0, 1, 2	0		integer
C_PVR_USER1	Processor version register USER1 constant	0x00-0xff	0x00		std_logi c_vector (0 to 7)
C_PVR_USER2	Processor version register USER2 constant	0x0000000- 0xfffffff	0x0000 0000		std_logi c_vector (0 to 31)
C_RESET_MSR	Reset value for MSR register	0x00, 0x20, 0x80, 0xa0	0x00		std_logi c_vector
C_INSTANCE	Instance Name	Any instance name	microb laze	yes	string
C_D_OPB	Data side OPB interface	0, 1	1	yes	integer
C_D_LMB	Data side LMB interface	0, 1	1	yes	integer
C_I_OPB	Instruction side OPB interface	0, 1	1	yes	integer
C_I_LMB	Instruction side LMB interface	0, 1	1	yes	integer
C_USE_BARREL	Include barrel shifter	0, 1	0		integer
C_USE_DIV	Include hardware divider	0, 1	0		integer
C_USE_HW_MUL	Include hardware multiplier (Virtex2 and later)	0, 1	1		integer



#### Table 2-12: MPD Parameters

Parameter Name	Feature/Description	Allowable Values	Default Value	EDK Tool Assigned	VHDL Type
C_USE_FPU	Include hardware floating point unit (Virtex2 and later)	0, 1	0		integer
C_USE_MSR_INSTR	Enable use of instructions: MSRSET and MSRCLR	1	1		integer
C_USE_PCMP_INSTR	Enable use of instructions: PCMPBF, PCMPEQ, and PCMPNE	1	1		integer
C_UNALIGNED_EXCEPTION	Enable exception handling for unaligned data accesses	0, 1	0		integer
C_ILL_OPCODE_EXCEPTION	Enable exception handling for illegal op-code	0, 1	0		integer
C_IOPB_BUS_EXCEPTION	Enable exception handling for IOPB bus error	0, 1	0		integer
C_DOPB_BUS_EXCEPTION	Enable exception handling for DOPB bus error	0, 1	0		integer
C_DIV_ZERO_EXCEPTION	Enable exception handling for division by zero	0, 1	0		integer
C_FPU_EXCEPTION	Enable exception handling for hardware floating point unit exceptions	0, 1	0		integer
C_OPCODE_0x0_ILLEGAL	Detect opcode 0x0 as an illegal instruction	0,1	0		integer
C_DEBUG_ENABLED	MDM Debug interface	0,1	0		integer
C_NUMBER_OF_PC_BRK	Number of hardware breakpoints	0-8	1		integer
C_NUMBER_OF_RD_ADDR_BRK	Number of read address watchpoints	0-4	0		integer
C_NUMBER_OF_WR_ADDR_BRK	Number of write address watchpoints	0-4	0		integer
C_INTERRUPT_IS_EDGE	Level/Edge Interrupt	0, 1	0		integer
C_EDGE_IS_POSITIVE	Negative/Positive Edge Interrupt	0, 1	1		integer
C_FSL_LINKS	Number of FSL interfaces	0-8	0	yes	integer
C_FSL_DATA_SIZE	FSL data bus size	32	32	NA	integer
C_ICACHE_BASEADDR	Instruction cache base address	0x00000000 - 0xFFFFFFFF	0x0000 0000		std_logi c_vector

Parameter Name	Feature/Description	Allowable Values	Default Value	EDK Tool Assigned	VHDL Type
C_ICACHE_HIGHADDR	Instruction cache high address	0x00000000 - 0xFFFFFFFF	0x3FFF FFFF		std_logi c_vector
C_USE_ICACHE	Instruction cache	0, 1	0		integer
C_ALLOW_ICACHE_WR	Instruction cache write enable	0, 1	1		integer
C_ICACHE_LINELEN	Instruction cache line length	4, 8	4		integer
C_ADDR_TAG_BITS	Instruction cache address tags	0-21	17	yes	integer
C_CACHE_BYTE_SIZE	Instruction cache size	2048, 4096, 8192, 16384, 32768, 65536 <sup>1</sup>	8192		integer
C_ICACHE_USE_FSL	Cache over CacheLink instead of OPB for instructions	1	1		integer
C_DCACHE_BASEADDR	Data cache base address	0x00000000 - 0xFFFFFFFF	0x0000 0000		std_logi c_vector
C_DCACHE_HIGHADDR	Data cache high address	0x00000000 - 0xFFFFFFFF	0x3FFF FFFF		std_logi c_vector
C_USE_DCACHE	Data cache	0,1	0		integer
C_ALLOW_DCACHE_WR	Data cache write enable	0,1	1		integer
C_DCACHE_LINELEN	Data cache line length	4, 8	4		integer
C_DCACHE_ADDR_TAG	Data cache address tags	0-20	17	yes	integer
C_DCACHE_BYTE_SIZE	Data cache size	2048, 4096, 8192, 16384, 32768, 65536 <sup>2</sup>	8192		integer
C_DCACHE_USE_FSL	Cache over CacheLink instead of OPB for data	1	1		integer

#### Table 2-12: MPD Parameters

1. Not all sizes are permitted in all architectures. The cache will use between 1 and 32 RAMB primitives.

2. Not all sizes are permitted in all architectures. The cache will use between 1 and 32 RAMB primitives.



# Chapter 3

# MicroBlaze Application Binary Interface

## Scope

This document describes MicroBlaze Application Binary Interface (ABI), which is important for developing software in assembly language for the soft processor. The MicroBlaze GNU compiler follows the conventions described in this document. Hence any code written by assembly programmers should also follow the same conventions to be compatible with the compiler generated code. Interrupt and Exception handling is also explained briefly in the document.

## **Data Types**

The data types used by MicroBlaze assembly programs are shown in Table 3-1. Data types such as data8, data16, and data32 are used in place of the usual byte, half-word, and word. egister

MicroBlaze data types (for assembly programs)	Corresponding ANSI C data types	Size (bytes)
data8	char	1
data16	short	2
data32	int	4
data32	long int	4
data32	float	4
data32	enum	4
data16/data32	pointer <sup>a</sup>	2/4

Table 3-1: Data types in MicroBlaze assembly programs

a.Pointers to small data areas, which can be accessed by global pointers are data16.

# **Register Usage Conventions**

The register usage convention for MicroBlaze is given in Table 3-2.

Table 3-2:	Register usage convent	ions
------------	------------------------	------

Register	Туре	Enforcement	Purpose
R0	Dedicated	HW	Value 0
R1	Dedicated	SW	Stack Pointer
R2	Dedicated	SW	Read-only small data area anchor
R3-R4	Volatile	SW	Return Values/Temporaries
R5-R10	Volatile	SW	Passing parameters/Temporaries
R11-R12	Volatile	SW	Temporaries
R13	Dedicated	SW	Read-write small data area anchor
R14	Dedicated	HW	Return address for Interrupt
R15	Dedicated	SW	Return address for Sub-routine
R16	Dedicated	HW	Return address for Trap (Debugger)
R17	Dedicated	HW, if configured to support HW exceptions, else SW	Return Address for Exceptions
R18	Dedicated	SW	Reserved for Assembler
R19-R31	Non-volatile	SW	Must be saved across function calls. Callee-save
RPC	Special	HW	Program counter
RMSR	Special	HW	Machine Status Register
REAR	Special	HW	Exception Address Register
RESR	Special	HW	Exception Status Register
RFSR	Special	HW	Floating Point Status Register
RBTR	Special	HW	Branch Target Register
RPVR0- RPVR11	Special	HW	Processor Version Register 0 thru 11

The architecture for MicroBlaze defines 32 general purpose registers (GPRs). These registers are classified as volatile, non-volatile, and dedicated.

- The volatile registers (a.k.a caller-save) are used as temporaries and do not retain values across the function calls. Registers R3 through R12 are volatile, of which R3 and R4 are used for returning values to the caller function, if any. Registers R5 through R10 are used for passing parameters between sub-routines.
- Registers R19 through R31 retain their contents across function calls and are hence termed as non-volatile registers (a.k.a callee-save). The callee function is expected to save those non-volatile registers, which are being used. These are typically saved to the stack during the prologue and then reloaded during the epilogue.



- Certain registers are used as dedicated registers and programmers are not expected to use them for any other purpose.
  - Registers R14 through R17 are used for storing the return address from interrupts, sub-routines, traps, and exceptions in that order. Sub-routines are called using the branch and link instruction, which saves the current Program Counter (PC) onto register R15.
  - Small data area pointers are used for accessing certain memory locations with 16 bit immediate value. These areas are discussed in the memory model section of this document. The read only small data area (SDA) anchor R2 (Read-Only) is used to access the constants such as literals. The other SDA anchor R13 (Read-Write) is used for accessing the values in the small data read-write section.
  - Register R1 stores the value of the stack pointer and is updated on entry and exit from functions.
  - Register R18 is used as a temporary register for assembler operations.
- MicroBlaze includes special purpose registers such as: program counter (rpc), machine status register (rmsr), exception status register (resr), exception address register (rear), and floating point status register (rfsr). These registers are not mapped directly to the register file and hence the usage of these registers is different from the general purpose registers. The value of a special purpose registers can be transferred to a general purpose register by using mts and mfs instructions (For more details refer to the "MicroBlaze Application Binary Interface" chapter).

## **Stack Convention**

The stack conventions used by MicroBlaze are detailed in Figure 3-1

The shaded area in Figure 3-1 denotes a part of the caller function's stack frame, while the unshaded area indicates the callee function's frame. The ABI conventions of the stack frame define the protocol for passing parameters, preserving non-volatile register values and allocating space for the local variables in a function. Functions which contain calls to other sub-routines are called as non-leaf functions, These non-leaf functions have to create a new stack frame area for its own use. When the program starts executing, the stack pointer will have the maximum value. As functions are called, the stack pointer is decremented by the number of words required by every function for its stack frame. The stack pointer of a caller function will always have a higher value as compared to the callee function.

High Address	
	Function Parameters for called sub-routine
	(Arg nArg1)
	(Optional: Maximum number of arguments required for any called procedure from the current procedure.)
Old Stack Pointer	Link Register (R15)
	Callee Saved Register (R31R19)
	(Optional: Only those registers which are used by the current procedure are saved)
	Local Variables for Current Procedure
	(Optional: Present only if Locals defined in the procedure)
	Functional Parameters (Arg n Arg 1)
	(Optional: Maximum number of arguments required for any called procedure from the current procedure)
New Stack Pointer	Link Register
Low Address	

Figure 3-1	Stack Convention
riguic o i.	

Consider an example where Func1 calls Func2, which in turn calls Func3. The stack representation at different instances is depicted in Figure 3-2. After the call from Func 1 to Func 2, the value of the stack pointer (SP) is decremented. This value of SP is again decremented to accommodate the stack frame for Func3. On return from Func 3 the value of the stack pointer is increased to its original value in the function, Func 2.

Details of how the stack is maintained are shown in Figure 3-2.






Figure 3-2: Stack Frame

## **Calling Convention**

The caller function passes parameters to the callee function using either the registers (R5 through R10) or on its own stack frame. The callee uses the caller's stack area to store the parameters passed to the callee.

Refer to Figure 3-2. The parameters for Func 2 are stored either in the registers R5 through R10 or on the stack frame allocated for Func 1.

## **Memory Model**

The memory model for MicroBlaze classifies the data into four different parts:

## Small data area

Global initialized variables which are small in size are stored in this area. The threshold for deciding the size of the variable to be stored in the small data area is set to 8 bytes in the MicroBlaze C compiler (mb-gcc), but this can be changed by giving a command line option to the compiler. Details about this option are discussed in the *GNU Compiler Tools* chapter. 64K bytes of memory is allocated for the small data areas. The small data area is accessed using the read-write small data area anchor (R13) and a 16-bit offset. Allocating small variables to this area reduces the requirement of adding **Imm** instructions to the code for accessing global variables. Any variable in the small data area can also be accessed using an absolute address.

## Data area

Comparatively large initialized variables are allocated to the data area, which can either be accessed using the read-write SDA anchor R13 or using the absolute address, depending on the command line option given to the compiler.

## Common un-initialized area

Un-initialized global variables are allocated in the common area and can be accessed either using the absolute address or using the read-write small data area anchor R13.

## Literals or constants

Constants are placed into the read-only small data area and are accessed using the read-only small data area anchor R2.

The compiler generates appropriate global pointers to act as base pointers. The actual values of the SDA anchors are decided by the linker, in the final linking stages. For more information on the various sections of the memory please refer to the *Address Management* chapter. The compiler generates appropriate sections, depending on the command line options. Please refer to the *GNU Compiler Tools* chapter for more information about these options.

# Interrupt and Exception Handling

MicroBlaze assumes certain address locations for handling interrupts and exceptions as indicated in Table 3-3. At these locations, code is written to jump to the appropriate handlers.

On	Hardware jumps to	Software Labels
Start / Reset	0x0	_start
User exception	0x8	_exception_handler
Interrupt	0x10	_interrupt_handler
Break (HW/SW)	0x18	-
Hardware exception	0x20	_hw_exception_handler
Reserved by Xilinx for future use	0x28 - 0x4F	-

Table 3-3: Interrupt and Exception Handling

The code expected at these locations is as shown in Figure 3-3. For programs compiled without the **-xl-mode-xmdstub** compiler option, the **crt0.o** initialization file is passed by the mb-gcc compiler to the **mb-ld** linker for linking. This file sets the appropriate addresses of the exception handlers.

For programs compiled with the **-xl-mode-xmdstub** compiler option, the **crt1.o** initialization file is linked to the output program. This program has to be run with the xmdstub already loaded in the memory at address location 0x0. Hence at run-time, the initialization code in crt1.o writes the appropriate instructions to location 0x8 through 0x14 depending on the address of the exception and interrupt handlers.

#### Figure 3-3: Code for passing control to exception and interrupt handlers

0x00: 0x04:	bri nop	_start1
0x08:	imm	high bits of address (user exception handler)
0x0c:	bri	_exception_handler
0x10:	imm	high bits of address (interrupt handler)
0x14:	bri	_interrupt_handler
0x20:	imm	high bits of address (HW exception handler)
0x24:	bri	_hw_exception_handler

MicroBlaze allows exception and interrupt handler routines to be located at any address location addressable using 32 bits. The user exception handler code starts with the label **\_exception\_handler**, the hardware exception handler starts with **\_hw\_exception\_handler**, while the interrupt handler code starts with the label **\_interrupt\_handler**.

In the current MicroBlaze system, there are dummy routines for interrupt and exception handling, which you can change. In order to override these routines and link your interrupt and exception handlers, you must define the interrupt handler code with an attribute **interrupt\_handler**. For more details about the use and syntax of the interrupt handler attribute, please refer to the *GNU Compiler Tools* chapter in the document: UG111 *Embedded System Tools Reference Manual*.



# Chapter 4

# **MicroBlaze Instruction Set Architecture**

# Summary

This chapter provides a detailed guide to the Instruction Set Architecture of MicroBlaze<sup>™</sup>.

## **Notation**

The symbols used throughout this document are defined in Table 4-1.

Symbol	Meaning
+	Add
-	Subtract
×	Multiply
^	Bitwise logical AND
V	Bitwise logical OR
$\oplus$	Bitwise logical XOR
x	Bitwise logical complement of <i>x</i>
←	Assignment
>>	Right shift
<<	Left shift
rx	Register x
x[ <i>i</i> ]	Bit <i>i</i> in register <i>x</i>
x[ <i>i</i> : <i>j</i> ]	Bits <i>i</i> through <i>j</i> in register <i>x</i>
=	Equal comparison
≠	Not equal comparison
>	Greater than comparison
>=	Greater than or equal comparison
<	Less than comparison
<=	Less than or equal comparison
sext(x)	Sign-extend <i>x</i>

#### Table 4-1: Symbol notation

Symbol	Meaning		
Mem(x)	Memory location at address $x$		
FSLx	FSL interface x		
LSW(x)	Least Significant Word of x		
isDnz( <i>x</i> )	Floating point: true if <i>x</i> is denormalized		
isInfinite(x)	Floating point: true if <i>x</i> is $+\infty$ or $-\infty$		
isPosInfinite(x)	Floating point: true if $x$ is $+\infty$		
isNegInfinite(x)	Floating point: true if $x - \infty$		
isNaN( <i>x</i> )	Floating point: true if <i>x</i> is a quiet or signalling NaN		
isZero( <i>x</i> )	Floating point: true if <i>x</i> is +0 or -0		
isQuietNaN(x)	Floating point: true if <i>x</i> is a quiet NaN		
isSigNaN( <i>x</i> )	Floating point: true if <i>x</i> is a signaling NaN		
signZero(x)	Floating point: return +0 for $x > 0$ , and -0 if $x < 0$		
signInfinite(x)	Floating point: return $+\infty$ for $x > 0$ , and $-\infty$ if $x < 0$		

#### Table 4-1: Symbol notation

## **Formats**

MicroBlaze uses two instruction formats: Type A and Type B.

### Туре А

Type A is used for register-register instructions. It contains the opcode, one destination and two source registers.

	Opcode	Destination Reg	Source Reg A	Source Reg B	0	0	0	0	0	0	0	0	0	0	0
0		6	11	16	21										31

## Туре В

Type B is used for register-immediate instructions. It contains the opcode, one destination and one source registers, and a source 16-bit immediate value.

Opcode	Destination Reg	Source Reg A	Immediate Value	
0	6	11	16	31

# Instructions

MicroBlaze instructions are described next. Instructions are listed in alphabetical order. For each instruction Xilinx provides the mnemonic, encoding, a description of it, pseudocode of its semantics, and a list of registers that it modifies.



	Arithmetic A	dd											
	add	rD, rA, rB	Add										
	addc	rD, rA, rB	Add with Car	ry									
	addk	rD, rA, rB	Add and Kee	p Carr	y								
	addkc	rD, rA, rB	Add with Car	ry and	Ke	ep Ca	arry						
C 0	rD	rA	rB	0	0	0 0	0	0	0	0	0	0	0
	6	11	16	21									31
_		add addc addk addkc C 0 rD	addrD, rA, rBaddcrD, rA, rBaddkrD, rA, rBaddkcrD, rA, rBaddkcrD, rA, rB	addrD, rA, rBAddaddcrD, rA, rBAdd with CaraddkrD, rA, rBAdd and KeeaddkcrD, rA, rBAdd with CaraddkcrD, rA, rBAdd with CarrD, rA, rBrDrDrA	addrD, rA, rBAddaddcrD, rA, rBAdd with CarryaddkrD, rA, rBAdd and Keep CarraddkcrD, rA, rBAdd with Carry andC0rDrArB0	addrD, rA, rBAddaddcrD, rA, rBAdd with CarryaddkrD, rA, rBAdd and Keep CarryaddkcrD, rA, rBAdd with Carry and KeepC 0rDrArB0 0	addrD, rA, rBAddaddcrD, rA, rBAdd with CarryaddkrD, rA, rBAdd and Keep CarryaddkcrD, rA, rBAdd with Carry and Keep CarryaddkcrD, rA, rBAdd with Carry and Keep Carryc0rD	addrD, rA, rBAddaddcrD, rA, rBAdd with CarryaddkrD, rA, rBAdd and Keep CarryaddkcrD, rA, rBAdd with Carry and Keep Carryc0rDrDrArB000000	addrD, rA, rBAddaddcrD, rA, rBAdd with CarryaddkrD, rA, rBAdd and Keep CarryaddkcrD, rA, rBAdd with Carry and Keep CarryC0rDrA	add       rD, rA, rB       Add         addc       rD, rA, rB       Add with Carry         addk       rD, rA, rB       Add and Keep Carry         addkc       rD, rA, rB       Add with Carry and Keep Carry         or D       rD, rA, rB       Add with Carry and Keep Carry	add       rD, rA, rB       Add         addc       rD, rA, rB       Add with Carry         addk       rD, rA, rB       Add and Keep Carry         addkc       rD, rA, rB       Add with Carry and Keep Carry         addkc       rD, rA, rB       Add with Carry and Keep Carry         or       rD       rA	add       rD, rA, rB       Add         addc       rD, rA, rB       Add with Carry         addk       rD, rA, rB       Add and Keep Carry         addkc       rD, rA, rB       Add with Carry and Keep Carry         addkc       rD, rA, rB       Add with Carry and Keep Carry         or       rD       rA         rB       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       <	add       rD, rA, rB       Add         addc       rD, rA, rB       Add with Carry         addk       rD, rA, rB       Add and Keep Carry         addkc       rD, rA, rB       Add with Carry and Keep Carry         addkc       rD, rA, rB       Add with Carry and Keep Carry         addkc       rD, rA, rB       Add with Carry and Keep Carry         or       rD       rA         addkc       rD, rA, rB         addkc       rD, rA, rB         add with Carry and Keep Carry

The sum of the contents of registers rA and rB, is placed into register rD.

Bit 3 of the instruction (labeled as K in the figure) is set to a one for the mnemonic addk. Bit 4 of the instruction (labeled as C in the figure) is set to a one for the mnemonic addc. Both bits are set to a one for the mnemonic addkc.

When an add instruction has bit 3 set (addk, addkc), the carry flag will Keep its previous value regardless of the outcome of the execution of the instruction. If bit 3 is cleared (add, addc), then the carry flag will be affected by the execution of the instruction.

When bit 4 of the instruction is set to a one (addc, addkc), the content of the carry flag (MSR[C]) affects the execution of the instruction. When bit 4 is cleared (add, addk), the content of the carry flag does not affect the execution of the instruction (providing a normal addition).

### Pseudocode

```
if C = 0 then

(rD) \leftarrow (rA) + (rB)

else

(rD) \leftarrow (rA) + (rB) + MSR[C]

if K = 0 then

MSR[C] \leftarrow CarryOut
```

**Registers Altered** 

- rD
- MSR[C]

### Latency

1 cycle

### Note

The C bit in the instruction opcode is not the same as the carry bit in the MSR.

The "add r0, r0, r0" (= 0x00000000) instruction is never used by the compiler and usually indicates uninitialized memory. If you are using illegal instruction exceptions you can trap these instructions by setting the MicroBlaze option C\_OPCODE\_0x0\_ILLEGAL=1

# addi

### Arithmetic Add Immediate

addi	rD, rA, IMM	Add Immediate
addic	rD, rA, IMM	Add Immediate with Carry
addik	rD, rA, IMM	Add Immediate and Keep Carry
addikc	rD, rA, IMM	Add Immediate with Carry and Keep Carry

0 0 1	К С О	rD	rA	IMM	
0		6	11	16 3	1

### Description

The sum of the contents of registers rA and the value in the IMM field, sign-extended to 32 bits, is placed into register rD. Bit 3 of the instruction (labeled as K in the figure) is set to a one for the mnemonic addik. Bit 4 of the instruction (labeled as C in the figure) is set to a one for the mnemonic addic. Both bits are set to a one for the mnemonic addikc.

When an addi instruction has bit 3 set (addik, addikc), the carry flag will Keep its previous value regardless of the outcome of the execution of the instruction. If bit 3 is cleared (addi, addic), then the carry flag will be affected by the execution of the instruction.

When bit 4 of the instruction is set to a one (addic, addikc), the content of the carry flag (MSR[C]) affects the execution of the instruction. When bit 4 is cleared (addi, addik), the content of the carry flag does not affect the execution of the instruction (providing a normal addition).

### Pseudocode

```
if C = 0 then

(rD) \leftarrow (rA) + sext(IMM)

else

(rD) \leftarrow (rA) + sext(IMM) + MSR[C]

if K = 0 then

MSR[C] \leftarrow CarryOut
```

**Registers Altered** 

- rD
- MSR[C]

### Latency

1 cycle


### Notes

The C bit in the instruction opcode is not the same as the carry bit in the MSR.

By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the imm instruction for details on using 32-bit immediate values.

and





### Description

The contents of register rA are ANDed with the contents of register rB; the result is placed into register rD.

### Pseudocode

 $(rD) \leftarrow (rA) \land (rB)$ 

**Registers Altered** 

• rD

Latency

1 cycle



# **XILINX**<sup>®</sup>

# Logial AND with Immediate andi rD, rA, IMM 1 0 1 rD rA IMM 0 6 11 16 31

### Description

The contents of register rA are ANDed with the value of the IMM field, sign-extended to 32 bits; the result is placed into register rD.

### Pseudocode

 $(rD) \leftarrow (rA) \land sext(IMM)$ 

**Registers Altered** 

• rD


Latency

1 cycle

Note

By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an IMM instruction. See the imm instruction for details on using 32-bit immediate values.





The contents of register rA are ANDed with the logical complement of the contents of register rB; the result is placed into register rD.

### Pseudocode

 $(rD) \leftarrow (rA) \land (\overline{rB})$ 

**Registers Altered** 


• rD

### Latency

1 cycle

# andni

Logical AND NOT with Immediate



### Description

The IMM field is sign-extended to 32 bits. The contents of register rA are ANDed with the logical complement of the extended IMM field; the result is placed into register rD.

### Pseudocode

 $(rD) \leftarrow (rA) \land (\overline{sext(IMM)})$ 

**Registers Altered** 

• rD

Latency

1 cycle

Note

By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the imm instruction for details on using 32-bit immediate values.

0



31

beq	Branch if Equa	I													
	beq	rA, rB	Branch if Equal												
	beqd	rA, rB	Branch if Equal	with	ח D	elay	/								
1 0 0 1 1	1 D 0 0 0 0	rA	rB	0	0	0	0	0	0	0	0	0	0	0	

16

### Description

6

11

Branch if rA is equal to 0, to the instruction located in the offset value of rB. The target of the branch will be the instruction at address PC + rB.

21

The mnemonic beqd will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (i.e. in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

### Pseudocode

```
If rA = 0 then

PC \leftarrow PC + rB

else

PC \leftarrow PC + 4

if D = 1 then

allow following instruction to complete execution
```

### **Registers Altered**

• PC

### Latency

1 cycle (if branch is not taken)

2 cycles (if branch is taken and the D bit is set)


3 cycles (if branch is taken and the D bit is not set)

### Note

# beqi

**Branch Immediate if Equal** 

beqi	rA, IMM	Branch Immediate if Equal
beqid	rA, IMM	Branch Immediate if Equal with Delay



### Description

Branch if rA is equal to 0, to the instruction located in the offset value of IMM. The target of the branch will be the instruction at address PC + IMM.

The mnemonic beqid will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (i.e. in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

### Pseudocode

```
If rA = 0 then
  PC ← PC + sext(IMM)
else
  PC ← PC + 4
if D = 1 then
  allow following instruction to complete execution
```

### **Registers Altered**

• PC

### Latency

1 cycle (if branch is not taken)

2 cycles (if branch is taken and the D bit is set)

3 cycles (if branch is taken and the D bit is not set)

### Note

By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the imm instruction for details on using 32-bit immediate values.



# bge Branch if Greater or Equal

bge	rA, rB	Branch if Greater or Equal
bged	rA, rB	Branch if Greater or Equal with Delay

1	0	0	)	1	1	1	D	0	1	0	1	rA	rB	0	0	0	0	0	0	0	0	0	0	0
0							6					11	16	21										31

### Description

Branch if rA is greater or equal to 0, to the instruction located in the offset value of rB. The target of the branch will be the instruction at address PC + rB.

The mnemonic bged will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (i.e. in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

### Pseudocode

```
If rA >= 0 then

PC \leftarrow PC + rB

else

PC \leftarrow PC + 4

if D = 1 then

allow following instruction to complete execution
```

### **Registers Altered**

• PC

### Latency

1 cycle (if branch is not taken)

2 cycles (if branch is taken and the D bit is set)

3 cycles (if branch is taken and the D bit is not set)

### Note

# bgei

### Branch Immediate if Greater or Equal

bgei	rA, IMM	Branch Immediate if Greater or Equal
bgeid	rA, IMM	Branch Immediate if Greater or Equal with Delay

1	0	1	1	1	1	D	0	1	0	1	rA	IMM
0						6					11	16 31

### Description

Branch if rA is greater or equal to 0, to the instruction located in the offset value of IMM. The target of the branch will be the instruction at address PC + IMM.

The mnemonic bgeid will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (i.e. in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

### Pseudocode

```
If rA >= 0 then
  PC ← PC + sext(IMM)
else
  PC ← PC + 4
if D = 1 then
  allow following instruction to complete execution
```

### **Registers Altered**

• PC

### Latency

1 cycle (if branch is not taken)


2 cycles (if branch is taken and the D bit is set)

3 cycles (if branch is taken and the D bit is not set)

### Note

By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the imm instruction for details on using 32-bit immediate values.

bgt	Branch if (	Greater Than	
	bgt	rA, rB	Branch if Greater Than
	bgtd	rA, rB	Branch if Greater Than with Delay



Branch if rA is greater than 0, to the instruction located in the offset value of rB. The target of the branch will be the instruction at address PC + rB.

The mnemonic bgtd will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (i.e. in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

### Pseudocode

```
If rA > 0 then

PC \leftarrow PC + rB

else

PC \leftarrow PC + 4

if D = 1 then

allow following instruction to complete execution
```

### **Registers Altered**

• PC

### Latency

1 cycle (if branch is not taken)

2 cycles (if branch is taken and the D bit is set)

3 cycles (if branch is taken and the D bit is not set)

### Note

# bgti

### Branch Immediate if Greater Than

bgti	rA, IMM	Branch Immediate if Greater Than
bgtid	rA, IMM	Branch Immediate if Greater Than with Delay

1	0	1	1	1	1	D	0	1	0	0	rA	ІММ
0						6					11	16 31

### Description

Branch if rA is greater than 0, to the instruction located in the offset value of IMM. The target of the branch will be the instruction at address PC + IMM.

The mnemonic bgtid will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (i.e. in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

### Pseudocode

```
If rA > 0 then
    PC ← PC + sext(IMM)
else
    PC ← PC + 4
if D = 1 then
    allow following instruction to complete execution
```

### **Registers Altered**

• PC

### Latency

1 cycle (if branch is not taken)

2 cycles (if branch is taken and the D bit is set)

3 cycles (if branch is taken and the D bit is not set)

### Note

By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the imm instruction for details on using 32-bit immediate values.



ble	Branch if Less of	or Equal	
	ble	rA, rB	Branch if Less or Equal
	bled	rA, rB	Branch if Less or Equal with Delay

1	0	0	)	1	1	1	D	0	0	1	1	rA	rB	0	0	0	0	0	0	0	0	0	0	0
0							6					11	16	21										31

Branch if rA is less or equal to 0, to the instruction located in the offset value of rB. The target of the branch will be the instruction at address PC + rB.

The mnemonic bled will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (i.e. in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

### Pseudocode

```
If rA <= 0 then

PC \leftarrow PC + rB

else

PC \leftarrow PC + 4

if D = 1 then

allow following instruction to complete execution
```

### **Registers Altered**

• PC

### Latency

1 cycle (if branch is not taken)

2 cycles (if branch is taken and the D bit is set)

3 cycles (if branch is taken and the D bit is not set)

### Note

# blei

### Branch Immediate if Less or Equal

blei	rA, IMM	Branch Immediate if Less or Equal
bleid	rA, IMM	Branch Immediate if Less or Equal with Delay

1	0	1	1	1	1	D	0	0	1	1	rA	ІММ
0						6					11	16 31

### Description

Branch if rA is less or equal to 0, to the instruction located in the offset value of IMM. The target of the branch will be the instruction at address PC + IMM.

The mnemonic bleid will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (i.e. in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

### Pseudocode

```
If rA <= 0 then
  PC ← PC + sext(IMM)
else
  PC ← PC + 4
if D = 1 then
  allow following instruction to complete execution</pre>
```

### **Registers Altered**

• PC

### Latency

1 cycle (if branch is not taken)

2 cycles (if branch is taken and the D bit is set)

3 cycles (if branch is taken and the D bit is not set)

### Note

By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the imm instruction for details on using 32-bit immediate values.

0

31

blt							В	ran	cł	n if	Le	ss <sup>·</sup>	Than															
							k	olt					rA, rB	В	Branch if	Less 7	hai	า										
				bltd			rA, rB	Branch if Less Than with Delay																				
Γ	1	0	0	1	1	1	D	) 0	)	0	1	0	rA		rB		0	0	0	0	0	0	0	0	0	0	0	

16

### Description

6

11

Branch if rA is less than 0, to the instruction located in the offset value of rB. The target of the branch will be the instruction at address PC + rB.

21

The mnemonic bltd will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (i.e. in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

### Pseudocode

```
If rA < 0 then

PC \leftarrow PC + rB

else

PC \leftarrow PC + 4

if D = 1 then

allow following instruction to complete execution
```

### **Registers Altered**

• PC

### Latency

1 cycle (if branch is not taken)

2 cycles (if branch is taken and the D bit is set)


3 cycles (if branch is taken and the D bit is not set)

### Note

### blti

### Branch Immediate if Less Than

blti	rA, IMM	Branch Immediate if Less Than
bltid	rA, IMM	Branch Immediate if Less Than with Delay



### Description

Branch if rA is less than 0, to the instruction located in the offset value of IMM. The target of the branch will be the instruction at address PC + IMM.

The mnemonic bltid will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (i.e. in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

### Pseudocode

```
If rA < 0 then
   PC ← PC + sext(IMM)
else
   PC ← PC + 4
if D = 1 then
   allow following instruction to complete execution</pre>
```

### **Registers Altered**

• PC

### Latency

1 cycle (if branch is not taken)

2 cycles (if branch is taken and the D bit is set)


3 cycles (if branch is taken and the D bit is not set)

### Note

By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the imm instruction for details on using 32-bit immediate values.



bne	Branch if N	Branch if Not Equal										
	bne	rA, rB	Branch if Not Equal									
	bned	rA, rB	Branch if Not Equal with Delay									



Branch if rA not equal to 0, to the instruction located in the offset value of rB. The target of the branch will be the instruction at address PC + rB.

The mnemonic bned will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (i.e. in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

### Pseudocode

```
If rA \neq 0 then

PC \leftarrow PC + rB

else

PC \leftarrow PC + 4

if D = 1 then

allow following instruction to complete execution
```

### **Registers Altered**

• PC

### Latency

1 cycle (if branch is not taken)

2 cycles (if branch is taken and the D bit is set)

3 cycles (if branch is taken and the D bit is not set)

### Note

# bnei

### Branch Immediate if Not Equal

bnei	rA, IMM	Branch Immediate if Not Equal
bneid	rA, IMM	Branch Immediate if Not Equal with Delay

1	0	1	1	1	1	D	0	0	0	1	rA	IMM
0						6					11	16 31

### Description

Branch if rA not equal to 0, to the instruction located in the offset value of IMM. The target of the branch will be the instruction at address PC + IMM.

The mnemonic bneid will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (i.e. in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

### Pseudocode

```
If rA \neq 0 then

PC \leftarrow PC + sext(IMM)

else

PC \leftarrow PC + 4

if D = 1 then

allow following instruction to complete execution
```

### **Registers Altered**

• PC

### Latency

1 cycle (if branch is not taken)

2 cycles (if branch is taken and the D bit is set)

3 cycles (if branch is taken and the D bit is not set)

### Note

By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the imm instruction for details on using 32-bit immediate values.



br	Unconditior

br	rB	Branch
bra	rB	Branch Absolute
brd	rB	Branch with Delay
brad	rB	Branch Absolute with Delay
brld	rD, rB	Branch and Link with Delay
brald	rD, rB	Branch Absolute and Link with Delay

1 0 0	1 1 0 rD	D A L 0 0	rB	0 0 0 0 0	0 0 0 0 0
0	6	11	16	21	3

Branch to the instruction located at address determined by rB.

The mnemonics brld and brald will set the L bit. If the L bit is set, linking will be performed. The current value of PC will be stored in rD.

The mnemonics bra, brad and brald will set the A bit. If the A bit is set, it means that the branch is to an absolute value and the target is the value in rB, otherwise, it is a relative branch and the target will be PC + rB.

The mnemonics brd, brad, brld and brald will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (i.e. in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

### Pseudocode

```
if L = 1 then
 (rD) \leftarrow PC
if A = 1 then
 PC \leftarrow (rB)
else
 PC \leftarrow PC + (rB)
if D = 1 then
 allow following instruction to complete execution
```

### **Registers Altered**

- rD •
- PC

### Latency

2 cycles (if the D bit is set)

3 cycles (if the D bit is not set)

### Note

The instructions brl and bral are not available.



### bri Und

### Unconditional Branch Immediate

IMM	Branch Immediate
IMM	Branch Absolute Immediate
IMM	Branch Immediate with Delay
IMM	Branch Absolute Immediate with Delay
rD, IMM	Branch and Link Immediate with Delay
rD, IMM	Branch Absolute and Link Immediate with Delay
	IMM IMM IMM rD, IMM

1 0 1 1	1 0 rD	DAL00	IMM	
0	6	11	16	31

### Description

Branch to the instruction located at address determined by IMM, sign-extended to 32 bits.

The mnemonics brlid and bralid will set the L bit. If the L bit is set, linking will be performed. The current value of PC will be stored in rD.

The mnemonics brai, braid and bralid will set the A bit. If the A bit is set, it means that the branch is to an absolute value and the target is the value in IMM, otherwise, it is a relative branch and the target will be PC + IMM.

The mnemonics brid, braid, brlid and bralid will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (i.e. in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

### Pseudocode

```
if L = 1 then

(rD) \leftarrow PC

if A = 1 then

PC \leftarrow (IMM)

else

PC \leftarrow PC + (IMM)

if D = 1 then

allow following instruction to complete execution
```

### **Registers Altered**

- rD
- PC

### Latency


2 cycles (if the D bit is set)

3 cycles (if the D bit is not set)

### Notes

The instructions brli and brali are not available.

By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the imm instruction for details on using 32-bit immediate values.



Branch and link to the instruction located at address value in rB. The current value of PC will be stored in rD. The BIP flag in the MSR will be set.

### Pseudocode


 $(rD) \leftarrow PC$ PC  $\leftarrow (rB)$ MSR[BIP]  $\leftarrow 1$ 

**Registers Altered** 

- rD
- PC
- MSR[BIP]

Latency

3 cycles



Branch and link to the instruction located at address value in IMM, sign-extended to 32 bits. The current value of PC will be stored in rD. The BIP flag in the MSR will be set.

### Pseudocode

```
(rD) \leftarrow PC
PC \leftarrow sext(IMM)
MSR[BIP] \leftarrow 1
```

### **Registers Altered**

- rD
- PC
- MSR[BIP]

### Latency

3 cycles

### Note

By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the imm instruction for details on using 32-bit immediate values.

31

0

bs	5						Barrel Shift														
							bsrl	rD, rA, rB	Barrel Shift Rigl	ht L	ogi	cal									
							bsra	rD, rA, rB	Barrel Shift Rigl	nt A	rith	me	tica	I							
							bsll	rD, rA, rB	Barrel Shift Left	Lo	gica	al									
	0	1	0	0	0	1	rD	rA	rB	S	т	0	0	0	0	0	0	0	0	0	

16

### Description

6

11

Shifts the contents of register rA by the amount specified in register rB and puts the result in register rD.

21

The mnemonic bsll sets the S bit (Side bit). If the S bit is set, the barrel shift is done to the left. The mnemonics bsrl and bsra clear the S bit and the shift is done to the right.

The mnemonic bsra will set the T bit (Type bit). If the T bit is set, the barrel shift performed is Arithmetical. The mnemonics bsrl and bsll clear the T bit and the shift performed is Logical.

### Pseudocode

```
if S = 1 then
  (rD) ← (rA) << (rB)[27:31]
else
  if T = 1 then
    if ((rB)[27:31]) ≠ 0 then
      (rD)[0:(rB)[27:31]-1] ← (rA)[0]
      (rD)[(rB)[27:31]:31] ← (rA) >> (rB)[27:31]
    else
      (rD) ← (rA)
else
    (rD) ← (rA) >> (rB)[27:31]
```

**Registers Altered** 

• rD

Latency

1 cycle.

### Note

These instructions are optional. To use them, MicroBlaze has to be configured to use barrel shift instructions (C\_USE\_BARREL=1).

# bsi

### **Barrel Shift Immediate**

bsrli	rD, rA, IMM	Barrel Shift Right Logical Immediate
bsrai	rD, rA, IMM	Barrel Shift Right Arithmetical Immediate
bslli	rD, rA, IMM	Barrel Shift Left Logical Immediate

0 1 1 0	0 1	rD	rA 0	0 0	0 0	S T	0	0	0	0	IMM	
0	6	11	16			21					27	31

### Description

Shifts the contents of register rA by the amount specified by IMM and puts the result in register rD.

The mnemonic bsll sets the S bit (Side bit). If the S bit is set, the barrel shift is done to the left. The mnemonics bsrl and bsra clear the S bit and the shift is done to the right.

The mnemonic bsra will set the T bit (Type bit). If the T bit is set, the barrel shift performed is Arithmetical. The mnemonics bsrl and bsll clear the T bit and the shift performed is Logical.

### Pseudocode

```
if S = 1 then

(rD) \leftarrow (rA) << IMM

else

if T = 1 then

if IMM \neq 0 then

(rD)[0:IMM-1] \leftarrow (rA)[0]

(rD)[IMM:31] \leftarrow (rA) >> IMM

else

(rD) \leftarrow (rA)

else

(rD) \leftarrow (rA) >> IMM
```

**Registers Altered** 

• rD

Latency

1 cycle

### Notes

These are not Type B Instructions. There is no effect from a preceding imm instruction.

These instructions are optional. To use them, MicroBlaze has to be configured to use barrel shift instructions (C\_USE\_BARREL=1).



# cmp Int

Integer Compare

стр	rD, rA, rB	compare rB with rA (signed)
cmpu	rD, rA, rB	compare rB with rA (unsigned)

0 0	0	1	0	1	rD	rA	rB	0	0	0	0	0	0	0	0	0	U	1
0					6	11	16	21										31

### Description

The contents of register rA is subtracted from the contents of register rB and the result is placed into register rD.

The MSB bit of rD is adjusted to shown true relation between rA and rB. If the U bit is set, rA and rB is considered unsigned values. If the U bit is clear, rA and rB is considered signed values.

### Pseudocode

 $(rD) \leftarrow (rB) + (\overline{rA}) + 1$  $(rD)(MSB) \leftarrow (rA) > (rB)$ 


**Registers Altered** 

• rD

Latency

1 cycle.

# XILINX<sup>®</sup>



### Description

The floating point sum of registers rA and rB, is placed into register rD.

### Pseudocode

```
if isDnz(rA) or isDnz(rB) then
  (rD) \leftarrow 0xFFC00000
 FSR[DO] \leftarrow 1
 ESR[EC] \leftarrow 00110
else
 if isSigNaN(rA) or isSigNaN(rB)or
      (isPosInfinite(rA) and isNegInfinite(rB)) or
      (isNegInfinite(rA) and isPosInfinite(rB))) then
    (rD) \leftarrow 0xFFC00000
    FSR[IO] \leftarrow 1
    ESR[EC] \leftarrow 00110
 else
    if isQuietNaN(rA) or isQuietNaN(rB) then
      (rD) \leftarrow 0xFFC00000
    else
      if isDnz((rA)+(rB)) then
        (rD) \leftarrow signZero((rA)+(rB))
        FSR[UF] \leftarrow 1
        ESR[EC] \leftarrow 00110
      else
        if isNaN((rA)+(rB)) and then
          (rD) \leftarrow signInfinite((rA)+(rB))
         FSR[OF] \leftarrow 1
         ESR[EC] \leftarrow 00110
        else
          (rD) \leftarrow (rA) + (rB)
```

**Registers Altered** 

- rD, unless an FP exception is generated, in which case the register is unchanged
- ESR[EC]
- FSR[IO,UF,OF,DO]


### Latency

4 cycles

### Note

0

31



16

11

### Description

6

The floating point value in rA is subtracted from the floating point value in rB and the result is placed into register rD.

21

### Pseudocode

```
if isDnz(rA) or isDnz(rB) then
 (rD) \leftarrow 0xFFC00000
 FSR[DO] \leftarrow 1
 ESR[EC] \leftarrow 00110
else
 if (isSigNaN(rA) or isSigNaN(rB) or
      (isPosInfinite(rA) and isPosInfinite(rB)) or
      (isNegInfinite(rA) and isNegInfinite(rB))) then
    (rD) \leftarrow 0xFFC00000
   FSR[IO] \leftarrow 1
   ESR[EC] \leftarrow 00110
 else
    if isQuietNaN(rA) or isQuietNaN(rB) then
      (rD) \leftarrow 0xFFC00000
    else
      if isDnz((rB)-(rA)) then
        (rD) \leftarrow signZero((rB)-(rA))
        FSR[UF] \leftarrow 1
        ESR[EC] \leftarrow 00110
      else
        if isNaN((rB)-(rA)) and then
          (rD) \leftarrow signInfinite((rB)-(rA))
          FSR[OF] \leftarrow 1
          ESR[EC] \leftarrow 00110
        else
          (rD) \leftarrow (rB) - (rA)
```


**Registers Altered** 

- rD, unless an FP exception is generated, in which case the register is unchanged
- ESR[EC]
- FSR[IO,UF,OF,DO]

Latency

4 cycles

### Note



The floating point value in rA is multiplied with the floating point value in rB and the result is placed into register rD.

### Pseudocode

```
if isDnz(rA) or isDnz(rB) then
  (rD) \leftarrow 0xFFC00000
 FSR[DO] \leftarrow 1
 ESR[EC] \leftarrow 00110
else
 if isSigNaN(rA) or isSigNaN(rB) or (isZero(rA) and isInfinite(rB)) or
      (isZero(rB) and isInfinite(rA)) then
    (rD) \leftarrow 0xFFC00000
   FSR[IO] \leftarrow 1
   ESR[EC] \leftarrow 00110
 else
    if isQuietNaN(rA) or isQuietNaN(rB) then
      (rD) \leftarrow 0xFFC00000
    else
     if isDnz((rB)*(rA)) then
        (rD) \leftarrow signZero((rA)*(rB))
        FSR[UF] \leftarrow 1
        ESR[EC] \leftarrow 00110
      else
        if isNaN((rB)*(rA)) and then
          (rD) ← signInfinite((rB)*(rA))
         FSR[OF] \leftarrow 1
         ESR[EC] \leftarrow 00110
        else
          (rD) \leftarrow (rB) * (rA)
```


**Registers Altered** 

- rD, unless an FP exception is generated, in which case the register is unchanged
- ESR[EC]
- FSR[IO,UF,OF,DO]

### Latency

4 cycles

### Note



The floating point value in rB is divided by the floating point value in rA and the result is placed into register rD.

### Pseudocode

```
if isDnz(rA) or isDnz(rB) then
  (rD) \leftarrow 0xFFC00000
  FSR[DO] \leftarrow 1
 ESR[EC] \leftarrow 00110
else
  if isSigNaN(rA) or isSigNaN(rB) or (isZero(rA) and isZero(rB)) or
      (isInfinite(rA) and isInfinite(rB)) then
    (rD) \leftarrow 0xFFC00000
    FSR[IO] \leftarrow 1
    ESR[EC] \leftarrow 00110
  else
    if isQuietNaN(rA) or isQuietNaN(rB) then
      (rD) \leftarrow 0xFFC00000
    else
      if isZero(rA) and not isInfinite(rB) then
           (rD) ← signInfinite((rB)/(rA))
           FSR[DZ] \leftarrow 1
           ESR[EC] \leftarrow 00110
      else
         if isDnz((rB)/(rA)) then
           (rD) \leftarrow signZero((rA)/(rB))
           FSR[UF] \leftarrow 1
           ESR[EC] \leftarrow 00110
         else
           if isNaN((rB)/(rA)) and then
             (rD) ← signInfinite((rB)/(rA))
             FSR[OF] \leftarrow 1
             ESR[EC] \leftarrow 00110
           else
              (rD) \leftarrow (rB) / (rA)
```

**Registers Altered** 

- rD, unless an FP exception is generated, in which case the register is unchanged
- ESR[EC]
- FSR[IO,UF,OF,DO,DZ]

### Latency

28 cycles

### Note

# **XILINX**<sup>®</sup>

# fcmp

### Floating Point Number Comparison

fcmp.un	rD, rA, rB	Unordered floating point comparison
fcmp.lt	rD, rA, rB	Less-than floating point comparison
fcmp.eq	rD, rA, rB	Equal floating point comparison
fcmp.le	rD, rA, rB	Less-or-Equal floating point comparison
fcmp.gt	rD, rA, rB	Greater-than floating point comparison
fcmp.ne	rD, rA, rB	Not-Equal floating point comparison
fcmp.ge	rD, rA, rB	Greater-or-Equal floating point comparison

0	1	0	1	1	0	rD	rA	rB	0	1	0	0	OpSel	0	0	0	0
0						6	11	16	21				25	28			31

### Description

The floating point value in rB is compared with the floating point value in rA and the comparison result is placed into register rD. The <code>OpSel</code> field in the instruction code determines the type of comparison performed.

### Pseudocode

```
if isDnz(rA) or isDnz(rB) then

(rD) \leftarrow 0

FSR[DO] \leftarrow 1

ESR[EC] \leftarrow 00110

else

{read out behavior from Table 4-2}
```

Table 4-2:	Floating Point Comparison Operation
------------	-------------------------------------

Comparison Ty	/pe		Оре	rand Relations	ship
Description	OpSel	(rB) > (rA)	(rB) < (rA)	(rB) = (rA)	isNaN(rA) or isNaN(rB)
Unordered	000	$(rD) \leftarrow 0$	$(rD) \leftarrow 0$	$(rD) \leftarrow 0$	(rD) ← 1
Less-than	001	(rD) ← 0	(rD) ← 1	(rD) ← 0	$(rD) \leftarrow 0$ FSR[IO] $\leftarrow 1$ ESR[EC] $\leftarrow 00110$
Equal	010	$(rD) \leftarrow 0$	$(rD) \leftarrow 0$	$(rD) \leftarrow 1$	(rD) ← 0
Less-or-equal	011	(rD) ← 0	(rD) ← 1	(rD) ← 1	$(rD) \leftarrow 0$ FSR[IO] $\leftarrow 1$ ESR[EC] $\leftarrow 00110$



Comparison Ty	ре	Operand Relationship										
Description	OpSel	(rB) > (rA)	(rB) < (rA)	(rB) = (rA)	isNaN(rA) or isNaN(rB)							
Greater-than	100	$(rD) \leftarrow 1$	$(rD) \leftarrow 0$	$(rD) \leftarrow 0$	$(rD) \leftarrow 0$							
					$FSR[IO] \leftarrow 1$							
					$ESR[EC] \leftarrow 00110$							
Not-equal	101	(rD) ← 1	$(rD) \leftarrow 1$	$(rD) \leftarrow 0$	(rD) ← 1							
Greater-or-equal	110	$(rD) \leftarrow 1$	$(rD) \leftarrow 0$	$(rD) \leftarrow 1$	$(rD) \leftarrow 0$							
					$FSR[IO] \leftarrow 1$							
					$ESR[EC] \leftarrow 00110$							

### Table 4-2: Floating Point Comparison Operation

### **Registers Altered**

- rD, unless an FP exception is generated, in which case the register is unchanged
- ESR[EC]
- FSR[IO,DO]

### Latency

1 cycle

### Note

0

**FSLx** 

31

29

### get from fsl interface

0 1 1 0 1	rD	0 0 0 0 0	0 n c 0 0 0 0 0 0 0 0 0 0
	ncget	rD, FSLx	get control from FSL x (non-blocking)
	cget	rD, FSLx	get control from FSL x (blocking)
	nget	rD, FSLx	get data from FSL x (non-blocking)
	get	rD, FSLx	get data from FSL x (blocking)

### Description

6

MicroBlaze will read from the FSLx interface and place the result in register rD.

16

The get instruction has four variants.

11

The blocking versions (when 'n' bit is '0') will stall microblaze until the data from the FSL interface is valid. The non-blocking versions will not stall microblaze and will set carry to '0' if the data was valid and to '1' if the data was invalid. In case of an invalid access the destination register contents is undefined.

The get and nget instructions expect the control bit from the FSL interface to be '0'. If this is not the case, the instruction will set MSR[FSL\_Error] to '1'. The cget and ncget instructions expect the control bit from the FSL interface to be '1'. If this is not the case, the instruction will set MSR[FSL\_Error] to '1'.

### Pseudocode

```
(rD) ← FSLx
if (n = 1) then
MSR[Carry] ← not (FSLx Exists bit)
if (FSLx Control bit ≠ c) then
MSR[FSL_Error] ← 1
```

Registers Altered

- rD
- MSR[FSL\_Error]
- MSR[Carry]

### Latency

2 cycles. For blocking instructions, MicroBlaze will first stall until valid data is available.

### Note

For nget and ncget, a rsubc instruction can be used for counting down a index variable



idiv	Integer Divi	de	
	idiv	rD, rA, rB	divide rB by rA (signed)

rD, rA, rB

0	1	D	0	1	0		٢Ľ	)		rA		rB	0	0	0	0	0	0	0	0	0	U	0
0						6			11		16		21										31

### Description

idivu

The contents of register rB is divided by the contents of register rA and the result is placed into register rD.

divide rB by rA (unsigned)

If the U bit is set, rA and rB is considered unsigned values. If the U bit is clear, rA and rB is considered signed values

If the value of rA is 0, the divide\_by\_zero bit in MSR will be set and the value in rD will be 0.

### Pseudocode

```
if (rA) = 0then
(rD) \leftarrow 0
else
(rD) \leftarrow (rB) / (rA)
```

### **Registers Altered**


- rD, unless "Divide by zero" exception is generated, in which case the register is unchanged
- MSR[Divide\_By\_Zero]

### Latency

1 cycle if (rA) = 0, otherwise 32 cycles

### Note

This instruction is only valid if MicroBlaze is configured to use a hardware divider (C\_USE\_DIV = 1).



The instruction imm loads the IMM value into a temporary register. It also locks this value so it can be used by the following instruction and form a 32-bit immediate value.

The instruction imm is used in conjunction with Type B instructions. Since Type B instructions have only a 16-bit immediate value field, a 32-bit immediate value cannot be used directly. However, 32-bit immediate values can be used in MicroBlaze. By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. The imm instruction locks the 16-bit IMM value temporarily for the next instruction. A Type B instruction that immediately follows the imm instruction will then form a 32-bit immediate value from the 16-bit IMM value of the imm instruction (upper 16 bits) and its own 16-bit immediate value field (lower 16 bits). If no Type B instruction follows the IMM instruction, the locked value gets unlocked and becomes useless.


### Latency

1 cycle

### Notes

The imm instruction and the Type B instruction following it are atomic, hence no interrupts are allowed between them.

The assembler provided by Xilinx automatically detects the need for imm instructions. When a 32-bit IMM value is specified in a Type B instruction, the assembler converts the IMM value to a 16-bit one to assemble the instruction and inserts an imm instruction before it in the executable file.



#### Description

Loads a byte (8 bits) from the memory location that results from adding the contents of registers rA and rB. The data is placed in the least significant byte of register rD and the other three bytes in rD are cleared.

#### Pseudocode

Addr ← (rA) + (rB) (rD)[24:31] ← Mem(Addr) (rD)[0:23] ← 0

#### **Registers Altered**

• rD

#### Latency

0

31

# Ibui Load Byte Unsigned Immediate Ibui rD, rA, IMM 1 1 0 0 rD rA

16

#### Description

6

Loads a byte (8 bits) from the memory location that results from adding the contents of register rA with the value in IMM, sign-extended to 32 bits. The data is placed in the least significant byte of register rD and the other three bytes in rD are cleared.

#### Pseudocode

Addr  $\leftarrow$  (rA) + sext(IMM) (rD)[24:31]  $\leftarrow$  Mem(Addr) (rD)[0:23]  $\leftarrow$  0

11


#### **Registers Altered**

• rD

#### Latency

1 cycle

#### Note



#### Description

Loads a halfword (16 bits) from the halfword aligned memory location that results from adding the contents of registers rA and rB. The data is placed in the least significant halfword of register rD and the most significant halfword in rD is cleared.

#### Pseudocode


```
Addr \leftarrow (rA) + (rB)
Addr[31] \leftarrow 0
(rD)[16:31] \leftarrow Mem(Addr)
(rD)[0:15] \leftarrow 0
```

#### **Registers Altered**

- rD, unless unaligned data access exception is generated, in which case the register is unchanged.
- ESR [W]

Latency

## Ihui Load Halfword Unsigned Immediate Ihui rD, rA, IMM



#### Description

Loads a halfword (16 bits) from the halfword aligned memory location that results from adding the contents of register rA and the value in IMM, sign-extended to 32 bits. The data is placed in the least significant halfword of register rD and the most significant halfword in rD is cleared.

#### Pseudocode

Addr  $\leftarrow$  (rA) + sext(IMM) Addr[31]  $\leftarrow$  0 (rD)[16:31]  $\leftarrow$  Mem(Addr) (rD)[0:15]  $\leftarrow$  0


#### **Registers Altered**

- rD, unless unaligned data access exception is generated, in which case the register is unchanged.
- ESR [W]

#### Latency

1 cycle

#### Note



#### Description

Loads a word (32 bits) from the word aligned memory location that results from adding the contents of registers rA and rB. The data is placed in register rD.


#### Pseudocode

#### **Registers Altered**

- rD, unless unaligned data access exception is generated, in which case the register is unchanged.
- ESR [W]

#### Latency





Loads a word (32 bits) from the word aligned memory location that results from adding the contents of register rA and the value IMM, sign-extended to 32 bits. The data is placed in register rD.

#### Pseudocode

Addr  $\leftarrow$  (rA) + sext(IMM) Addr[30:31]  $\leftarrow$  00 (rD)  $\leftarrow$  Mem(Addr)


#### **Registers Altered**

- rD, unless unaligned data access exception is generated, in which case the register is unchanged.
- ESR [W]

#### Latency

1 cycle

#### Note



#### Description

Copies the contents of the special purpose register rS into register rD.

#### Pseudocode

```
switch (rS):
    case 0x0000 :
        (rD) \leftarrow PC
    case 0x0001 :
        (rD) \leftarrow MSR
    case 0x0003 :
        (rD) \leftarrow EAR
    case 0x0005 :
        (rD) \leftarrow ESR
    case 0x0007 :
        (rD) \leftarrow FSR
    case 0x000B :
        (rD) \leftarrow BTR
    case 0x200x :
        (rD) \leftarrow PVR[x] (where x = 0 to 11)
    default :
        (rD) \leftarrow Undefined
```

**Registers Altered** 

• rD

#### Latency

1 cycle

#### Note

To refer to special purpose registers in assembly language, use rpc for PC, rmsr for MSR, rear for EAR, resr for ESR, and rfsr for FSR.

The value read from MSR may not include effects of the immediately preceding instruction (dependent on pipeline stall behavior). A NOP should be inserted before the MFS instruction to guarantee correct MSR value.

EAR and ESR are only valid as operands when at least one of the MicroBlaze C\_\*\_EXCEPTION parameters are set to 1.

FSR is only valid as an operand when the C\_USE\_FPU and C\_FPU\_EXCEPTION parameters are set to 1.

#### msrcir Read MS

Read MSR and clear bits in MSR

msrcir rD, Imm

1	0	0	1	0	1	I	rD	0	0	0	0	1	0	0	Imm14	
0							6	11					16	17	7 18	31

#### Description

Copies the contents of the special purpose register MSR into register rD. Bit positions in the IMM value that are 1 are cleared in the MSR. Bit positions that are 0 in the IMM value are left untouched.

#### Pseudocode

 $(rD) \leftarrow (MSR)$ (MSR)  $\leftarrow (MSR) \land (\overline{IMM})$ 

#### **Registers Altered**

- rD
- MSR

#### Latency

1 cycle

#### Note

MSRCLR will affect some MSR bits immediately (e.g. Carry) while the remaining bits will take effect one cycle after the instruction has been executed.

The immediate values has to be less than 2<sup>14</sup>. Only bits 18 to 31 of the MSR can be cleared.

Pseudocode

6

Description

 $(rD) \leftarrow (MSR)$ (MSR)  $\leftarrow (MSR) \lor (IMM)$ 

IMM value are left untouched.

#### **Registers Altered**

- rD
- MSR

#### Latency

1 cycle

#### Note

MSRSET will affect some MSR bits immediately (e.g. Carry) while the remaining bits will take effect one cycle after the instruction has been executed.

The immediate values has to be less than 2<sup>14</sup>. Only bits 18 to 31 of the MSR can be set.



31

lmm14



1

0

0 0 1

0 1

Read MSR and set bits in MSR

msrset rD, Imm

0

11

0 0 0 0

0 0

Copies the contents of the special purpose register MSR into register rD.


18

Bit positions in the IMM value that are 1 are set in the MSR. Bit positions that are 0 in the

16

rD

#### 



#### Description

Copies the contents of register rD into the MSR or FSR.

#### Pseudocode

 $(rS) \leftarrow (rA)$ 

#### **Registers Altered**

• rS

#### Latency

1 cycle

#### Notes


When writing MSR using MTS, some bits take effect immediately (e.g. Carry) while the remaining bits takes effect one cycle after the instruction has been executed.

To refer to special purpose registers in assembly language, use rmsr for MSR and rfsr for FSR.

The PC, ESR and EAR cannot be written by the MTS instruction.

The FSR is only valid as a destination if the MicroBlaze parameter C\_USE\_FPU is set to 1.





Multiplies the contents of registers rA and rB and puts the result in register rD. This is a 32bit by 32-bit multiplication that will produce a 64-bit result. The least significant word of this value is placed in rD. The most significant word is discarded.

#### Pseudocode

 $(rD) \leftarrow LSW((rA) \times (rB))$ 

**Registers Altered** 

• rD


#### Latency

1 cycle

#### Note

This instruction is only valid if the target architecture has multiplier primitives, and if present, the MicroBlaze parameter C\_USE\_HW\_MUL is set to 1.





Multiplies the contents of registers rA and the value IMM, sign-extended to 32 bits; and puts the result in register rD. This is a 32-bit by 32-bit multiplication that will produce a 64-bit result. The least significant word of this value is placed in rD. The most significant word is discarded.

#### Pseudocode

(rD)  $\leftarrow$  LSW( (rA) × sext(IMM) )

**Registers Altered** 

• rD


Latency

1 cycle

#### Notes

By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the imm instruction for details on using 32-bit immediate values.

This instruction is only valid if the target architecture has multiplier primitives, and if present, the MicroBlaze parameter C\_USE\_HW\_MUL is set to 1.



#### Description

The contents of register rA are ORed with the contents of register rB; the result is placed into register rD.


#### Pseudocode

 $(rD) \leftarrow (rA) \lor (rB)$ 

**Registers Altered** 

• rD

#### Latency



The contents of register rA are ORed with the extended IMM field, sign-extended to 32 bits; the result is placed into register rD.

#### Pseudocode

(rD)  $\leftarrow$  (rA)  $\lor$  (IMM)

**Registers Altered** 

• rD

Latency

1 cycle

Note



## pcmpbf

Pattern Compare Byte Find

pcmpbf	rD, rA, rB

bytewise comparison returning position of first match

1 0	0 0 0 0 0	rD	rA	rB	1	0	0	0	0	0	0	0	0	0	0
0		6	11	16	21										31

#### Description

The contents of register rA is bytewise compared with the contents in register rB.

- rD is loaded with the position of the first matching byte pair, starting with MSB as position 1, and comparing until LSB as position 4
- If none of the byte pairs match, rD is set to 0

#### Pseudocode

```
if rB[0:7] = rA[0:7] then

(rD) \leftarrow 1

else

if rB[8:15] = rA[8:15] then

(rD) \leftarrow 2

else

if rB[16:23] = rA[16:23] then

(rD) \leftarrow 3

else

if rB[24:31] = rA[24:31] then

(rD) \leftarrow 4

else

(rD) \leftarrow 0
```

**Registers Altered** 

• rD

Latency

1 cycle

Note



#### pcmpeq

Pattern Compare Equal

pcmpeq rD, rA, rB

equality comparison with a positive boolean result

1	0	)	0	0	1	0		rD		rA		rB	1	0	0	0	0	0	0	0	0	0	0
0							6		11		16		21										31

#### Description

The contents of register rA is compared with the contents in register rB.

• rD is loaded with 1 if they match, and 0 if not

#### Pseudocode

```
if (rB) = (rA) then
(rD) \leftarrow 1
else
(rD) \leftarrow 0
```

**Registers Altered** 

• rD

Latency

1 cycle

Note

Instructions

Pattern Compare Not Equal

pcmpne	rD, rA, rB

equality comparison with a negative boolean result

**XILINX**®

1	0 0 0 1 1	rD	rA	rB	1	0	0	0	0	0	0	0	0	0	0
0		6	11	16	21										31

#### Description

The contents of register rA is compared with the contents in register rB.

• rD is loaded with 0 if they match, and 1 if not

#### Pseudocode

```
if (rB) = (rA) then
(rD) \leftarrow 0
else
(rD) \leftarrow 1
```

**Registers Altered** 

• rD

Latency

1 cycle

Note

#### put put to fsl interface

						ср	out	:			rA, FSLx rA, FSLx rA, FSLx rA, FSLx	י סי סי	ut d ut c	ata onti	to l ol t	=SL =SL o F o F	x ( SL :	non x (b	n-blo loc	ocki king	g)					
<b>0</b>	1	1	0	1	1	<b>0</b> 6	0	0	0	0	<b>rA</b> 11	1		С	0	0	0	0	0	0	0	0	0	0	<b>FS</b> 29	<b>5Lx</b> 31

#### Description

MicroBlaze will write the value from register rA to the FSLx interface.

The put instruction has four variants.

The blocking versions (when 'n' is '0') will stall microblaze until there is space available in the FSL interface. The non-blocking versions will not stall microblaze and will set carry to '0' if space was available and to '1' if no space was available.

The put and nput instructions will set the control bit to the FSL interface to '0' and the cput and ncput instruction will set the control bit to '1'.

#### Pseudocode

#### **Registers Altered**

• MSR[Carry]

#### Latency

2 cycles. For blocking accesses, MicroBlaze will first stall until space is available on the FSL interface.



#### rsub

#### Arithmetic Reverse Subtract

rsub	rD, rA, rB	Subtract
rsubc	rD, rA, rB	Subtract with Carry
rsubk	rD, rA, rB	Subtract and Keep Carry
rsubkc	rD, rA, rB	Subtract with Carry and Keep Carry

0 0 0 K C 1	rD	rA	rB	0	0	0	0	0	0	0	0	0	0	0
0	6	11	16	21										31

#### Description

The contents of register rA is subtracted from the contents of register rB and the result is placed into register rD. Bit 3 of the instruction (labeled as K in the figure) is set to a one for the mnemonic rsubk. Bit 4 of the instruction (labeled as C in the figure) is set to a one for the mnemonic rsubc. Both bits are set to a one for the mnemonic rsubkc.

When an rsub instruction has bit 3 set (rsubk, rsubkc), the carry flag will Keep its previous value regardless of the outcome of the execution of the instruction. If bit 3 is cleared (rsub, rsubc), then the carry flag will be affected by the execution of the instruction.

When bit 4 of the instruction is set to a one (rsubc, rsubkc), the content of the carry flag (MSR[C]) affects the execution of the instruction. When bit 4 is cleared (rsub, rsubk), the content of the carry flag does not affect the execution of the instruction (providing a normal subtraction).

#### Pseudocode

```
if C = 0 then

(rD) \leftarrow (rB) + (\overline{rA}) + 1

else

(rD) \leftarrow (rB) + (\overline{rA}) + MSR[C]

if K = 0 then

MSR[C] \leftarrow CarryOut
```

**Registers Altered** 

- rD
- MSR[C]

#### Latency

1 cycle

#### Notes

In subtractions, Carry = (Borrow). When the Carry is set by a subtraction, it means that there is no Borrow, and when the Carry is cleared, it means that there is a Borrow.

#### rsubi

#### Arithmetic Reverse Subtract Immediate

rsubi	rD, rA, IMM	Subtract Immediate
rsubic	rD, rA, IMM	Subtract Immediate with Carry
rsubik	rD, rA, IMM	Subtract Immediate and Keep Carry
rsubikc	rD, rA, IMM	Subtract Immediate with Carry and Keep Carry

0 0 1 K	C 1	rD	rA	IMM
0	e	6	11	16 31

#### Description

The contents of register rA is subtracted from the value of IMM, sign-extended to 32 bits, and the result is placed into register rD. Bit 3 of the instruction (labeled as K in the figure) is set to a one for the mnemonic rsubik. Bit 4 of the instruction (labeled as C in the figure) is set to a one for the mnemonic rsubic. Both bits are set to a one for the mnemonic rsubik.

When an rsubi instruction has bit 3 set (rsubik, rsubikc), the carry flag will Keep its previous value regardless of the outcome of the execution of the instruction. If bit 3 is cleared (rsubi, rsubic), then the carry flag will be affected by the execution of the instruction. When bit 4 of the instruction is set to a one (rsubic, rsubikc), the content of the carry flag (MSR[C]) affects the execution of the instruction. When bit 4 is cleared (rsubi, rsubik), the content of the carry flag does not affect the execution of the instruction (providing a normal subtraction).

#### Pseudocode

**Registers Altered** 


- rD
- MSR[C]

#### Latency

1 cycle

#### Notes

In subtractions, Carry = (Borrow). When the Carry is set by a subtraction, it means that there is no Borrow, and when the Carry is cleared, it means that there is a Borrow.



#### Description

Return from break will branch to the location specified by the contents of rA plus the IMM field, sign-extended to 32 bits. It will also enable breaks after execution by clearing the BIP flag in the MSR.

This instruction always has a delay slot. The instruction following the RTBD is always executed before the branch target. That delay slot instruction has breaks disabled.

#### Pseudocode

```
\begin{array}{l} \text{PC} \leftarrow (\text{rA}) \ + \ \text{sext(IMM)} \\ \text{allow following instruction to complete execution} \\ \text{MSR[BIP]} \leftarrow 0 \end{array}
```

#### **Registers Altered**

- PC
- MSR[BIP]

#### Latency

2 cycles

#### Note

Convention is to use general purpose register r16 as rA.

0

31

#### rtid **Return from Interrupt** rtid rA. IMM IMM 1 0 1 1 0 1 1 0 0 0 1 rA

16

11

#### Description

6

Return from interrupt will branch to the location specified by the contents of rA plus the IMM field, sign-extended to 32 bits. It will also enable interrupts after execution.

This instruction always has a delay slot. The instruction following the RTID is always executed before the branch target. That delay slot instruction has interrupts disabled.

#### Pseudocode

PC  $\leftarrow$  (rA) + sext(IMM) allow following instruction to complete execution MSR[IE]  $\leftarrow$  1

#### **Registers Altered**


- PC
- MSR[IE]

#### Latency

2 cycles

#### Note

Convention is to use general purpose register r14 as rA.



#### Description

Return from exception will branch to the location specified by the contents of rA plus the IMM field, sign-extended to 32 bits. The instruction will also enable exceptions after execution.

This instruction always has a delay slot. The instruction following the RTED is always executed before the branch target.

#### Pseudocode

```
\begin{array}{l} \mbox{PC} \leftarrow (r A) \ + \ sext(IMM) \\ \mbox{allow following instruction to complete execution} \\ \mbox{MSR[EE]} \leftarrow 1 \\ \mbox{MSR[EIP]} \leftarrow 0 \\ \mbox{ESR} \leftarrow 0 \end{array}
```

**Registers Altered** 

- PC
- MSR[EE]
- MSR[EIP]
- ESR

#### Latency

2 cycles

#### Note

Convention is to use general purpose register r17 as rA. This instruction requires that one or more of the MicroBlaze parameters  $C_*$ \_EXCEPTION are set to 1.



#### rtsd **Return from Subroutine** rtsd rA, IMM 1 0 1 1 0 1 1 0 0 0 0 rA IMM 0 11 6 16 31

#### Description

Return from subroutine will branch to the location specified by the contents of rA plus the IMM field, sign-extended to 32 bits.

This instruction always has a delay slot. The instruction following the RTSD is always executed before the branch target.

#### Pseudocode

 $\label{eq:pc} \mbox{PC} \leftarrow (\mbox{rA}) \ + \ \mbox{sext}(\mbox{IMM}) \\ \mbox{allow following instruction to complete execution}$ 

#### **Registers Altered**


• PC

#### Latency

2 cycles

#### Note

Convention is to use general purpose register r15 as rA.



#### Description

Stores the contents of the least significant byte of register rD, into the memory location that results from adding the contents of registers rA and rB.

#### Pseudocode


Addr  $\leftarrow$  (rA) + (rB) Mem(Addr)  $\leftarrow$  (rD)[24:31]

**Registers Altered** 

• None

Latency





Stores the contents of the least significant byte of register rD, into the memory location that results from adding the contents of register rA and the value IMM, sign-extended to 32 bits.

#### Pseudocode

Addr  $\leftarrow$  (rA) + sext(IMM) Mem(Addr)  $\leftarrow$  (rD)[24:31]


#### **Registers Altered**

• None

Latency

1 cycle

#### Note



#### Description

This instruction sign-extends a halfword (16 bits) into a word (32 bits). Bit 16 in rA will be copied into bits 0-15 of rD. Bits 16-31 in rA will be copied into bits 16-31 of rD.


#### Pseudocode

 $(rD)[0:15] \leftarrow (rA)[16]$  $(rD)[16:31] \leftarrow (rA)[16:31]$ 

**Registers Altered** 

• rD

Latency



This instruction sign-extends a byte (8 bits) into a word (32 bits). Bit 24 in rA will be copied into bits 0-23 of rD. Bits 24-31 in rA will be copied into bits 24-31 of rD.


#### Pseudocode

```
(rD)[0:23] \leftarrow (rA)[24]
(rD)[24:31] \leftarrow (rA)[24:31]
```

**Registers Altered** 

• rD

Latency



#### Description

Stores the contents of the least significant halfword of register rD, into the halfword aligned memory location that results from adding the contents of registers rA and rB.

#### Pseudocode

```
Addr \leftarrow (rA) + (rB)
Addr[31] \leftarrow 0
Mem(Addr) \leftarrow (rD)[16:31]
```

#### **Registers Altered**

• ESR [S]

#### Latency



# Shi Store Halfword Immediate shi rD, rA, IMM 1 1 1 rD rA IMM 0 6 11 16 31

#### Description

Stores the contents of the least significant halfword of register rD, into the halfword aligned memory location that results from adding the contents of register rA and the value IMM, sign-extended to 32 bits.

#### Pseudocode

Addr  $\leftarrow$  (rA) + sext(IMM) Addr[31]  $\leftarrow$  0 Mem(Addr)  $\leftarrow$  (rD)[16:31]


#### **Registers Altered**

• ESR [S]

#### Latency

1 cycle

#### Note



#### Description

Shifts arithmetically the contents of register rA, one bit to the right, and places the result in rD. The most significant bit of rA (i.e. the sign bit) placed in the most significant bit of rD. The least significant bit coming out of the shift chain is placed in the Carry flag.

#### Pseudocode


```
(rD)[0] \leftarrow (rA)[0]
(rD)[1:31] \leftarrow (rA)[0:30]
MSR[C] \leftarrow (rA)[31]
```

#### **Registers Altered**

- rD
- MSR[C]

#### Latency





Shifts the contents of register rA, one bit to the right, and places the result in rD. The Carry flag is shifted in the shift chain and placed in the most significant bit of rD. The least significant bit coming out of the shift chain is placed in the Carry flag.


#### Pseudocode

```
(rD)[0] \leftarrow MSR[C]
(rD)[1:31] \leftarrow (rA)[0:30]
MSR[C] \leftarrow (rA)[31]
```

#### **Registers Altered**

- rD
- MSR[C]

#### Latency



#### Description

Shifts logically the contents of register rA, one bit to the right, and places the result in rD. A zero is shifted in the shift chain and placed in the most significant bit of rD. The least significant bit coming out of the shift chain is placed in the Carry flag.


#### Pseudocode

 $(rD)[0] \leftarrow 0$ (rD)[1:31] \leftarrow (rA)[0:30] MSR[C] \leftarrow (rA)[31]

#### **Registers Altered**

- rD
- MSR[C]

#### Latency



Stores the contents of register rD, into the word aligned memory location that results from adding the contents of registers rA and rB.


#### Pseudocode

```
Addr \leftarrow (rA) + (rB)
Addr[30:31] \leftarrow 00
Mem(Addr) \leftarrow (rD)[0:31]
```

#### **Registers Altered**

• ESR [S]

#### Latency



#### Description

Stores the contents of register rD, into the word aligned memory location that results from adding the contents of registers rA and the value IMM, sign-extended to 32 bits.

#### Pseudocode

Addr  $\leftarrow$  (rA) + sext(IMM) Addr[30:31]  $\leftarrow$  00 Mem(Addr)  $\leftarrow$  (rD)[0:31]

#### **Register Altered**


• ESR [S]

#### Latency

1 cycle

#### Note





Write into the data cache tag. The register rB value is not used. Register rA contains the instruction address. Bit 30 in rA is the new valid bit.

The WDC instruction should only be used when the data cache is disabled (i.e. MSR[DCE]=0).


#### Pseudocode

(DCache Tag)  $\leftarrow$  (rA)

**Registers Altered** 

• None

Latency



#### Description

Write into the instruction cache tag. The register rB value is not used. Register rA contains the instruction address. Bit 30 in rA is the new valid bit.

The WIC instruction should only be used when the instruction cache is disabled (i.e. MSR[ICE]=0).


#### Pseudocode

(ICache Tag)  $\leftarrow$  (rA)

**Registers Altered** 

• None

Latency



The contents of register rA are XORed with the contents of register rB; the result is placed into register rD.


#### Pseudocode

(rD)  $\leftarrow$  (rA)  $\oplus$  (rB)

**Registers Altered** 

• rD

#### Latency



#### Description

The IMM field is extended to 32 bits by concatenating 16 0-bits on the left. The contents of register rA are XORed with the extended IMM field; the result is placed into register rD.

#### Pseudocode

(rD)  $\leftarrow$  (rA)  $\oplus$  sext(IMM)

**Registers Altered** 

• rD

Latency

1 cycle

Note